E158 Final Project Grading Sheet

Project:

Designers:

Checkoff		
	Proposed Project Difficulty	/ 10
	Project Meets Specifications	/ 5
	Schematic Quality	/ 4
	Layout Quality	/ 4
	Implementation	
	Project In Pad Frame	/2
	DRC	/2
	ERC	/2
	NCC	/5
	Test Cases	/ 3
	Simulation	/2
	Total	/ 41
Final Report		
1 111111 140	Color Chip Plot	/ 1
	attractive and legible	
	Functional Overview	/3
	clear to other engineers	
	Chip Pinout	/1
	padframe labeled with pin names,	
	input/output/bidir	
	Chip Floorplan	/2
	captions and dimensions of final	
	design, relation to original floorplan,	
	explanation of discrepancies	
	Area and Design Time Data	/3
	table listing area and design time	
	for each cell in the design	
	Simulation Results	/ 5
	description of simulations performed	
	include a few pages of key waveforms	
	convince reader design works	
	estimate maximum operating speed	
	Verification Results	/1
	DRC, ERC, NCC pass	
	Schematics / Verilog	/2
	complete set of drawn schematics	
	and Verilog for synthesized blocks	
	legible and well-commented	/ 2
	Layout	/2
	complete set of color layout clean and efficient	
	***************************************	/ 9
	Writing quality Clarity, organization, grammar, brevity	
	Project linked to web page	
	report submitted in PDF form	/ 1
	CIF & all libraries submitted	——/ 1 / 1
	IRSIM .cmd file submitted	——/ 1 / 1
	International collaboration (if applicable)	/3
	communication methods used	
	reflections on project	
	Total	/ 32-35