
### Introduction to CMOS VLSI Design

## Lecture 14: CAMs, ROMs, and PLAs

**David Harris** 



Harvey Mudd College Spring 2004


## Outline

- Content-Addressable Memories
- Read-Only Memories
- Programmable Logic Arrays

**CMOS VLSI Design** 


## CAMs


- □ Extension of ordinary memory (e.g. SRAM)
  - Read and write memory as usual
  - Also match to see which words contain a key



# **10T CAM Cell**

# Add four match transistors to 6T SRAM - 56 x 43 λ unit cell






14: CAMs, ROMs, and PLAs

**CMOS VLSI Design** 

# **CAM Cell Operation**

- Read and write like ordinary SRAM
- For matching:
  - Leave wordline low
  - Precharge matchlines
  - Place key on bitlines
  - Matchlines evaluate
- Miss line
  - Pseudo-nMOS NOR of match lines
  - Goes high if no words match



**CMOS VLSI Design** 


# **Read-Only Memories**


- □ Read-Only Memories are nonvolatile
  - Retain their contents when power is removed
- Mask-programmed ROMs use one transistor per bit
  - Presence or absence determines 1 or 0

# **ROM Example**


### 4-word x 6-bit ROM

- Represented with dot diagram
- Dots indicate 1's in ROM






- Word 1: 011001
- Word 2: 100101
- Word 3: 101010





Looks like 6 4-input pseudo-nMOS NORs

14: CAMs, ROMs, and PLAs

**CMOS VLSI Design** 








# **PROMs and EPROMs**

Programmable ROMs

14: CAMs, ROMs, and PLAs


- Build array with transistors at every site
- Burn out fuses to disable unwanted transistors
- Electrically Programmable ROMs
  - Use floating gate to turn off unwanted transistors
  - EPROM, EEPROM, Flash



**CMOS VLSI Design** 


# **Building Logic with ROMs**

- □ Use ROM as lookup table containing truth table
  - n inputs, k outputs requires \_\_\_\_ words x \_\_\_ bits
  - Changing function is easy reprogram ROM
- □ Finite State Machine
  - n inputs, k outputs, s bits of state



# **Building Logic with ROMs**

- □ Use ROM as lookup table containing truth table
  - n inputs, k outputs requires 2<sup>n</sup> words x k bits
  - Changing function is easy reprogram ROM
- □ Finite State Machine
  - n inputs, k outputs, s bits of state
  - Build with 2<sup>n+s</sup> x (k+s) bit ROM and (k+s) bit reg




# **Example: RoboAnt**

R

#### Let's build an Ant

Sensors: Antennae (L,R) – 1 when in contact Actuators: Legs Forward step F Ten degree turns TL, TR



Strategy: keep right antenna on wall




(RoboAnt adapted from MIT 6.004 2002 OpenCourseWare by Ward and Terman)

14: CAMs, ROMs, and PLAs


**CMOS VLSI Design** 


# Lost in space Action: go forward until we hit something - Initial state L+R 05 LR 14: CAMs, ROMs, and PLAs **CMOS VLSI Design** Slide 15

### **Bonk!!!** □ Action: turn left (rotate counterclockwise) - Until we don't touch anymore L+R RCCW L+R 05 TL LR LR 14: CAMs, ROMs, and PLAs **CMOS VLSI Design** Slide 16



#### Then a little to the right Action: step and turn left a little, until not touching L+R LR Wall RCCW .051 L+R TL.F LR LR R Wall1 TR.F R 14: CAMs, ROMs, and PLAs **CMOS VLSI Design** Slide 18





#### **State Transition Table** $S_{1\cdot 0}$ S<sub>1.0</sub>' L R TR TL F Lost Х $\mathbf{0}$ $\mathbf{0}$ Х RCCW Х $\mathbf{0}$ Wall1 Х $\mathbf{0}$ Х Wall2 $\mathbf{0}$

14: CAMs, ROMs, and PLAs


**CMOS VLSI Design** 

#### **ROM Implementation** 16-word x 5 bit ROM L, R -/-> /**→**TL, TR, F ROM S<sub>1</sub> S<sub>0</sub> L R 1:00000 0001 0010 0011 0100 0101 4:16 DEC 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 S<sub>1</sub>' S<sub>0</sub>' TR'TL' F' 14: CAMs, ROMs, and PLAs **CMOS VLSI Design** Slide 22

#### **ROM Implementation** 16-word x 5 bit ROM L, R -/→ /**→**TL, TR, F ROM S<sub>1</sub> S<sub>0</sub> L R 1:00000 ์ ร<sub>1:0</sub> 0001 0010 0011 0100 0101 4:16 DEC 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 S<sub>1</sub>' S<sub>0</sub>' TR'TL' F' 14: CAMs, ROMs, and PLAs **CMOS VLSI Design** Slide 23


# PLAs

- □ A *Programmable Logic Array* performs any function in sum-of-products form.
- □ Literals: inputs & complements
- Products / Minterms: AND of literals
- **Outputs:** OR of Minterms



$$s = a\overline{b}\overline{c} + \overline{a}b\overline{c} + \overline{a}\overline{b}c + abc$$

$$c_{\text{out}} = ab + bc + ac$$




14: CAMs, ROMs, and PLAs


CMOS VLSI Design

# **NOR-NOR PLAs**

ANDs and ORs are not very efficient in CMOS
 Dynamic or Pseudo-nMOS NORs are very efficient
 Use DeMorgan's Law to convert to all NORs



# **PLA Schematic & Layout**



# **PLAs vs. ROMs**

- □ The OR plane of the PLA is like the ROM array
- The AND plane of the PLA is like the ROM decoder
- PLAs are more flexible than ROMs
  - No need to have 2<sup>n</sup> rows for n inputs
  - Only generate the minterms that are needed
  - Take advantage of logic simplification

# **Example: RoboAnt PLA**

Convert state transition table to logic equations


S <sub>1:0</sub>	L	R	S <sub>1:0</sub> '	TR	TL	F	
00	0	0	00	0	0	1	
00	1	Х	01	0	0	1	
00	0	1	01	0	0	1	
01	1	Х	01	0	1	0	
01	0	1	01	0	1	0	
01	0	0	10	0	1	0	
10	X	0	10	1	0	1	
10	X	1	11	1	0	1	
11	1	X	01	0	1	1	
11	0	0	10	0	1	1	
11	0	1	11	0	1	1	

S1' S<sub>1</sub>S<sub>0</sub> 00 01 00 LR 01 11 10  $S_1' = S_1 \overline{S_0} + \overline{L}S_1 + \overline{L}\overline{R}S_0$ S0' S.S. 00 01 11 10 00 0 LR 01 11 10  $S_0' = R + LS_1 + LS_0$  $TR = S_1 \overline{S_0}$  $TL = S_0$  $F = S_1 + \overline{S_0}$ 

14: CAMs, ROMs, and PLAs

**CMOS VLSI Design** 

# **RoboAnt Dot Diagram**




14: CAMs, ROMs, and PLAs

**CMOS VLSI Design** 

# **RoboAnt Dot Diagram**

$$S1' = S_1 \overline{S_0} + \overline{L}S_1 + \overline{L}RS$$
$$S0' = R + L\overline{S_1} + LS_0$$
$$TR = S_1 \overline{S_0}$$
$$TL = S_0$$
$$F = S_1 + \overline{S_0}$$



14: CAMs, ROMs, and PLAs

**CMOS VLSI Design**