# Solutions 

Note: Version 2.0 completed 12/23/04. Includes solutions to nearly all problems. Thanks to Ted Jiang for generating many of the SPICE simulations.

## Chapter 1

1.1 Starting with 42,000,000 transistors in 2000 and doubling every 26 months for 10 years gives $42 \mathrm{M} \bullet 2^{\left(\frac{10 \cdot 12}{26}\right)} \approx 1 \mathrm{~B}$ transistors.
1.3

1.5
(a)

(b)

(c)

(d)
1.7

1.9 The minimum area is 5 tracks by 5 tracks $\left(40 \lambda \times 40 \lambda=1600 \lambda^{2}\right)$.
1.11

1.13 This latch is nearly identical save that the inverter and transmission gate feedback
has been replaced by a tristate feedaback gate.

1.15

(c) $5 \times 6$ tracks $=40 \lambda \times 48 \lambda=1920 \lambda^{2}$. (with a bit of care)
(d-e) The layout should be similar to the stick diagram.
1.1720 transistors, vs. 10 in 1.16(a).

1.19 The lab solutions are available to instructors on the web.

## Chapter 2

2.1

$$
\beta=\mu C_{o x} \frac{W}{L}=(350)\left(\frac{3.9 \bullet 8.85 \cdot 10^{-14}}{100 \cdot 10^{-8}}\right)\left(\frac{W}{L}\right)=120 \frac{W}{L} \mu A / V^{2}
$$


2.3 The body effect does not change (a) because $V_{s b}=0$. The body effect raises the threshold of the top transistor in (b) because $V_{s b}>0$. This lowers the current through the series transistors, so $I_{D S 1}>I_{D S 2}$.
2.5 The minimum size diffusion contact is $4 \times 5 \lambda$, or $1.2 \times 1.5 \mu \mathrm{~m}$. The area is $1.8 \mu \mathrm{~m}^{2}$ and perimeter is $5.4 \mu \mathrm{~m}$. Hence the total capacitance is

$$
C_{d b}(0 V)=(1.8)(0.42)+(5.4)(0.33)=2.54 f F
$$

At a drain voltage of VDD, the capacitance reduces to

$$
C_{d b}(5 V)=(1.8)(0.42)\left(1+\frac{5}{0.98}\right)^{-0.44}+(5.4)(0.33)\left(1+\frac{5}{0.98}\right)^{-0.12}=1.78 f F
$$

2.7 No. Any number of transistors may be placed in series, although the delay increases with the square of the number of series transistors.
2.9 (a) $(1.2-0.3)^{2} /(1.2-0.4)^{2}=1.26(26 \%)$
(b) $\frac{\mathrm{e}^{\frac{-0.3}{1.4 \cdot 0.026}}}{\mathrm{e}^{\frac{-0.4}{1.4 \cdot 0.026}}}=15.6$
(c) $v_{T}=\mathrm{k} T / q=34 \mathrm{mV} ; \frac{\mathrm{e}^{\frac{-0.3}{1.4 \cdot 0.034}}}{\mathrm{e}^{\frac{-0.4}{1.4 \cdot 0.034}}}=8.2$; note, however, that the total leakage
will normally be higher for both threshold voltages at high temperature.
2.11 The nMOS will be off and will see $V_{d s}=V_{D D}$, so its leakage is

$$
I_{l e a k}=I_{d s n}=\beta v_{T}^{2} e^{1.8} e^{\frac{-V_{t}}{n v_{T}}}=69 \mathrm{pA}
$$

2.13 Assume $V_{D D}=1.8 \mathrm{~V}$. For a single transistor with $n=1.4$,

$$
I_{\text {leak }}=I_{d s n}=\beta v_{T}^{2} e^{1.8} e^{\frac{-V_{t}+\eta V_{D D}}{n v_{T}}}=499 p A
$$

For two transistors in series, the intermediate voltage $x$ and leakage current are found as:

$$
\begin{aligned}
& I_{\text {leak }}=\beta v_{T}^{2} e^{1.88} e^{\frac{-V_{t}+\eta x}{n v_{T}}}\left(1-e^{\frac{-x}{v_{T}}}\right)=\beta v_{T}^{2} e^{1.8 e^{\frac{\eta\left(V_{D D}-x\right)-V_{t}-x}{n V_{T}}}} \\
& e^{\frac{-V_{t}+\eta x}{n v_{T}}}\left(1-e^{\frac{-x}{v_{T}}}\right)=e^{\frac{\eta\left(V_{D D}-x\right)-V_{t}-x}{n v_{T}}} \\
& x=69 \mathrm{mV} ; I_{\text {leak }}=69 \mathrm{pA}
\end{aligned}
$$

In summary, accounting for DIBL leads to more overall leakage in both cases.
However, the leakage through series transistors is much less than half of that through a single transistor because the bottom transistor sees a small Vds and much less DIBL. This is called the stack effect.
For $n=1.0$, the leakage currents through a single transistor and pair of transistors are 13.5 pA and 0.9 pA , respectively.
$2.15 V_{\mathrm{IL}}=0.3 ; V_{\mathrm{IH}}=1.05 ; V_{\mathrm{OL}}=0.15 ; V_{\mathrm{OH}}=1.2 ; \mathrm{NM}_{\mathrm{H}}=0.15 ; \mathrm{NM}_{\mathrm{L}}=0.15$
2.17 Either take the grungy derivative for the unity gain point or solve numerically for
$V_{I L}=0.46 \mathrm{~V}, V_{I H}=0.54 \mathrm{~V}, V_{O L}=0.04 \mathrm{~V}, V_{O H}=0.96 \mathrm{~V}, \mathrm{NM}_{\mathrm{H}}=\mathrm{NM}_{\mathrm{L}}=0.42 \mathrm{~V}$.
2.19 Take derivatives or solve numerically for the unity gain points: $V_{I L}=0.43 \mathrm{~V}, V_{I H}=$ $0.50 \mathrm{~V}, V_{O L}=0.04 \mathrm{~V}, V_{O H}=0.97 \mathrm{~V}, \mathrm{NM}_{\mathrm{H}}=0.39, \mathrm{NM}_{\mathrm{L}}=0.47 \mathrm{~V}$.
2.21 (a) 0 ; (b) $2\left|V_{t p}\right|$; (c) $\left|V_{t p}\right|$; (d) $V_{D D}-V_{t n}$

## Chapter 3

3.1 First, the cost per wafer for each step and scan. 248 nm - number of wafers for four years $=4^{*} 365^{*} 24^{*} 80=2,803,200.157 \mathrm{~nm}=4^{*} 365^{*} 24^{*} 20=700,800$. The cost per wafer is the (equipment cost)/(number of wafers) which is for $248 \mathrm{~nm} \$ 10 \mathrm{M} /$ $2,803,200=\$ 3.56$ and for 147 nm is $\$ 40 \mathrm{M} / 700,800=\$ 57.08$. For a run through the equipment 10 times per completed wafer is $\$ 35.60$ and $\$ 570.77$ respectively.

Now for gross die per wafer. For a 300 mm diameter wafer the area is roughly 70,650 $\mathrm{mm}^{2}\left(\pi^{*}\left(r^{2} / A-r /\left(\operatorname{sqrt}\left(2^{*} A\right)\right)\right)\right.$. For a $50 \mathrm{~mm}^{2}$ die in 90 nm , there are 1366 gross die per wafer. Now for the tricky part (which was unspecified in the question and could cause confusion). What is the area of the 50 nm chip? The area of the core will shrink by $(90 / 50)^{2}=.3086$. The best case is if the whole die shrinks by this factor. The shrunk die size is $50^{*} .3086=15.43 \mathrm{~mm}^{2}$. This yields 4495 gross die per wafer.
The cost per chip is $\$ 35.60 / 1413=\$ 0.026$ and $\$ 570.77 / 4578=\$ 0.127$ respectively for 90 nm and 50 nm . So roughly speaking, it costs $\$ 0.10$ per chip more at the 50 nm node.

Obviously, there can be variations here. Another way of estimating the reduced die size is to estimate the pad area (if it's not specified as in this exercise) and take that out or the equation for the shrunk die size. A $50 \mathrm{~mm}^{2}$ chip is roughly 7 mm on a side (assuming a square die). The I/O pad ring can be (approximately) between 0.5 and 1 mm per side. So the core area might range from $25 \mathrm{~mm}^{2}$ to $36 \mathrm{~mm}^{2}$. When shrunk, this core area might vary from 7.7 to $11.1 \mathrm{~mm}^{2}(2.77$ and 3.33 mm on a side respectively). Adding the pads back in (they don't scale very much), we get die sizes of 4.77 and 4.33 mm on a side. This yield possible areas of 18.7 to $22.8 \mathrm{~mm}^{2}$, which in turn yields a cost of processing on the stepper of between $\$ 0.155$ and $\$ 0.189$. This is a rather more pessimistic (but realistic) value.
3.3 Polycide - only gate electrode treated with a refractory metal. Salicide - gate and source and drain are treated. The salicide should have higher performance as the resistance of source and drain regions should be lower. (Especially true at RF and for analog functions).
3.5 This question is poorly worded. The metals that were intended were silver and gold.

(This information isn't in the book. The student would have to do a bit of web searching.) Silver has better conductivity than copper and gold while having poorer conductivity than copper, has good immunity to oxidization. The reason for not using gold or silver is that they both have the property that they can migrate and enter the silicon. This alters CMOS device characteristics in undesirable ways. This question should probably be reworded in any new printing.
3.7 The uncontacted transistor pitch is $=2 *$ half the minimum poly width + the poly space over active $=2^{*} 0.5^{*} 2+3=5 \lambda$. The contacted pitch is $=2^{*}$ half the minimum poly width $+2^{*}$ poly to contact spacing + contact width $=2^{*} 0.5^{*} 2+2^{*} 2+2=8 \lambda$.
The reason for this problem is to show that there is an appreciable difference in gate spacing (and therefore source/drain parasitics) between contacted source and drains and the case where you can eliminate the contact (e.g. in NAND structures). In the main this may not be important but if you were trying too eke out the maximum performance you might pay attention to this. In some advanced processes, the spacing between polysilicon increases to the point that the uncontacted pitch may be the same as the contacted pitch.
3.9 A fuse is a necked down segment of metal (Figure 3.24) that is designed to blow at a certain current density. We would normally set the width of the fuse to the minimum metal width - is this case $0.5 \mu \mathrm{~m}$. At this width, the maximum current density is $500 \mu \mathrm{~A}$. At a programming current of 10 times this -5 mA , the fuse should blow reliably. The "fat" conductor connecting to the fuse has to be at least $2.5 \mu \mathrm{~m}$ to carry the fuse current. Actually, the complete resistance from the programming source to the fuse has to be calculated to ensure that the fuse is the where the maximum voltage drop occurs.
The length of the fuse segment should be between 1 and $2 \mu \mathrm{~m}$. Why? It's a guess in a real design, this would be prototyped at various lengths and the reliability of blowing the fuse could be determined for different lengths and different fuse currents. The fabrication vendor may be able to provide process-specific guidelines. One needs enough length to prevent any sputtered metal from bridging the thicker conductors.

## Chapter 4

4.1 The rising delay is $(R / 2)^{*} 8 C+R^{*}(6 C+5 h C)=(10+5 h) R C$ if both of the series pMOS transistors have their own contacted diffusion at the intermediate node. More realisitically, the diffusion will be shared, reducing the delay to ( $\mathrm{R} / 2$ )* $4 \mathrm{C}+$ $R^{*}(6 C+5 h C)=(8+5 h) R C$. Neglecting the diffusion capacitance not on the path from Y to GND, the falling delay is $R^{*}(6 C+5 h C)=(6+5 h) R C$.

4.3 The rising delay is $(\mathrm{R} / 2)^{*}(8 \mathrm{C})+(\mathrm{R})^{*}(4 \mathrm{C}+2 \mathrm{C})=10 \mathrm{RC}$ and the falling delay is (R/ $2)^{*}(\mathrm{C})+\mathrm{R}(2 \mathrm{C}+4 \mathrm{C})=6.5 \mathrm{RC}$. Note that these are only the parasitic delays; a real gate would have additional effort delay.
4.5 The slope (logical effort) is $5 / 3$ rather than $4 / 3$. The $y$-intercept (parasitic delay) is identical, at 2.

4.7 The delay can be improved because each stage should have equal effort and that
effort should be about 4. This design has imbalanced delays and excessive efforts. The path effort is $F=12 * 6 * 9=648$. The best number of stages is 4 or 5 . One way to speed the circuit up is to add a buffer (two inverters) at the end. The gates should be resized to bear efforts of $f=648^{1 / 5}=3.65$ each. Now the effort delay is only $D_{F}=$ $5 f=18.25$, as compared to $12+6+9=27$. The parasitic delay increases by $2 p_{\text {inv }}$, but this is still a substantial speedup.
$4.9 g=6 / 3$ is the ratio of the input capacitance $(4+2)$ to that of a unit inverter $(2+1)$.

4.11 $D=N(G H)^{1 / N}+P$. Compare in a spreadsheet. Design (b) is fastest for $H=1$ or 5 . Design (d) is fastest for $H=20$ because it has a lower logical effort and more stages to drive the large path effort. (c) is always worse than (b) because it has greater logical effort, all else being equal.

Comparison of 6-input AND gates

| Design | $G$ | $P$ | $N$ | $D(H=1)$ | $D(H=5)$ | $D(H=20)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (a) | $8 / 3 * 1$ | $6+1$ | 2 | 10.3 | 14.3 | 21.6 |
| (b) | $5 / 3 * 5 / 3$ | $3+2$ | 2 | 8.3 | 12.5 | 19.9 |
| (c) | $4 / 3 * 7 / 3$ | $2+3$ | 2 | 8.5 | 12.9 | 20.8 |
| (d) | $5 / 3 * 1 * 4 / 3 * 1$ | $3+1+2+1$ | 4 | 11.8 | 14.3 | 17.3 |

4.13 One reasonable design consists of XNOR functions to check bitwise equality, a 16input AND to check equality of the input words, and an AND gate to choose Y or 0. Assuming an XOR gate has $g=p=4$, the circuit has $G=4^{*}(9 / 3) *(6 / 3) *(5 / 3)$ $=40$. Neglecting the branch on $A$ that could be buffered if necessary, the path has $B$ $=16$ driving the final ANDs. $H=10 / 10=1 . F=G B H=640 . N=4 . f=5.03$, high but not unreasonable (perhaps a five stage design would be better). $P=4+4+4+2$ = 14. $D=N f+P=34.12 \tau=6.8$ FO4 delays. $z=10^{*}(5 / 3) / 5.03=3.3 ; y=16^{*} z^{*}$
$(6 / 3) / 5.03=21.1 ; x=y^{*}(9 / 3) / 5.03=12.6$.

4.15 Using average values of the intrinsic delay and $K_{\text {load }}$, we find $d_{\text {abs }}=(0.029+$ $\left.4.55^{*} C_{\text {load }}\right)$ ns. Substituting $h=C_{\text {load }} / C_{\text {in }}$, this becomes $d_{\text {abs }}=(0.029+0.020 h)$ ns. Normalizing by $\tau, d=1.65 h+2.42$. Thus the average logical effort is 1.65 and parasitic delay is 2.42 .
$4.17 g=1.47, p=3.08$. The parasitic delay is substantially higher for the outer input (B) because it must discharge the internal parasitic capacitance. The logical effort is slightly lower for reasons discussed in Section 6.2.1.3.
4.19 NAND2: $\mathrm{g}=5 / 4$; NOR2: $\mathrm{g}=7 / 4$. The inverter has a $3: 1 \mathrm{P} / \mathrm{N}$ ratio and 4 units of capacitance. The NAND has a 3:2 ratio and 5 units of capacitance, while the NOR has a $6: 1$ ratio and 7 units of capacitance.
$4.21 d=(4 / 3) * 3+2=6 \tau=1.2$ FO4 inverter delays.
4.23 The adder delay is 6.6 FO4 inverter delays, or about 133 ps in the 70 nm process.
4.25 If the first upper inverter has size $x$ and the lower 100-x and the second upper inverter has the same stage effort as the first (to achieve least delay), the least delays are: $D=2(300 / x)^{1 / 2}+2=300 /(100-x)+1$. Hence $x=49.4, D=6.9 \tau$, and the sizes are 49.4 and 121.7 for the upper inverters and 50.6 for the lower inverter. Such circuits are called forks and are discussed in depth in [Sutherland99].
4.27 $P=a C V^{2} f=0.1 *\left(150 \mathrm{e}^{-12 *} 70\right) *(0.9)^{2} * 450 \mathrm{e}^{6}=0.38 \mathrm{~W}$.
4.29 Simplify using $V_{D D} \gg v_{T}$ :
(a)

$$
\begin{aligned}
& I_{1}=I_{d s 0} e^{\frac{-V_{t}}{V_{T}}}\left[1-e^{\frac{-V_{D D}}{V_{T}}}\right] \approx I_{d s 0} e^{\frac{-V_{t}}{e_{T}}} \\
& I_{2}=I_{d s 0} e^{\frac{-V_{t}}{V_{T}}}\left[1-e^{\frac{-x}{V_{T}}}\right]=I_{d s 0} e^{\frac{-V_{1}-x}{T}}\left[1-e^{\frac{-V_{D D+x}}{V_{T}}}\right] \\
& I_{2} \approx I_{1}\left[1-e^{\frac{-x}{T T}}\right]=I_{1} e^{\frac{-x}{T}} \\
& 1-e^{\frac{-x}{T T}}=e^{\frac{-x}{T T}} \Rightarrow e^{\frac{-x}{T}}=\frac{1}{2} \Rightarrow I_{2} / I_{1}=1 / 2
\end{aligned}
$$

(b) Increasing $\eta$ increases $I_{1}$ because the threshold is effectively reduced. The current change is 31.9 -fold. DIBL is very important for subthreshold leakage

$$
\begin{aligned}
& I_{1}=I_{d s 0} e^{\frac{-V_{t}+\eta V_{D D}}{v_{T}}}\left[1-e^{\frac{-V_{D D}}{v_{T}}}\right] \\
& \frac{I_{1}(\eta=0.05)}{I_{1}(\eta=0)}=e^{\frac{\eta V_{D D}}{v_{T}}}=31.9
\end{aligned}
$$

(c) Increasing $\eta$ increases $I_{2}$ because the threshold is effectively reduced. However, the relative increase is less than that of $I_{1}$. Solve numerically for the change in $I_{2}$ to be a factor of 2.25 , with $x=83 \mathrm{mV}$. DIBL has much less effect on stacked devices, so the relative leakage current of two series devices is much less than half of a single one when DIBL is pronounced.
(d) First solve for $x$

$$
I_{2}^{\prime}=I_{d s 0} e^{\frac{-V_{t}+\eta x}{v_{T}}}\left[1-e^{\frac{-x}{v_{T}}}\right]=I_{d s 0} e^{\frac{-V_{t}-x+\eta\left(V_{D D}-x\right)}{v_{T}}}\left[1-e^{\frac{-\left(V_{D D}-x\right)}{v_{T}}}\right]
$$

(The last term is approximately unity)

$$
\begin{aligned}
& =I_{1} e^{\frac{\eta x}{v_{T}}}\left[1-e^{\frac{-x}{v_{T}}}\right] \approx I_{1} e^{\frac{-x}{v_{T}}} e^{\frac{\eta\left(V_{D D}-x\right)}{v_{T}}} \\
& 1=e^{\frac{-x}{v_{T}}}\left[e^{\frac{\eta\left(V_{D D}-2 \times x\right)}{v_{T}}}+1\right]
\end{aligned}
$$

(Assume $x \ll V_{D D}$ )

$$
x=v_{T} \ln \left(1+e^{\Delta}\right) \approx \Delta v_{T}
$$

Then substitute $x$ to find the relative currents in stacked vs. unstacked transistors:

$$
\begin{aligned}
& I_{2}^{\prime}=I_{1} e^{\frac{\eta x}{v_{T}}}\left[1-e^{\frac{-x}{v_{T}}}\right]=I_{1} e^{\eta \Delta}\left[1-e^{-\Delta}\right] \\
& \frac{I_{2}^{\prime}}{I_{2}} \approx 2 e^{\eta \Delta} \\
& \frac{I_{2}^{\prime}}{I_{1}^{\prime}} \approx e^{(\eta-1) \Delta}
\end{aligned}
$$

(e) When DIBL is significant, we see from (d) that the current in stacked transistors is exponentially smaller because the bottom transistor sees a small drain voltage and thus much less DIBL than a single transistor.
4.31 (This problem is inconsistent because it refers to a wire in a $0.6 \mu \mathrm{~m}$ process, but gives a transistor resistance characteristic of a 180 nm process. Use $\lambda=90 \mathrm{~nm}$ for transistor dimensions.) A unit inverter has a $4 \lambda=0.36 \mu \mathrm{~m}$ wide nMOS transistor and an $8 \lambda=0.72 \mu \mathrm{~m}$ wide pMOS transistor. Hence the unit inverter has an effective resistance of $(2.5 \mathrm{k} \Omega \bullet \mu \mathrm{m}) /(0.36 \mu \mathrm{~m})=6.9 \mathrm{k} \Omega$ and a gate capacitance of $(0.36$ $\mu \mathrm{m}+0.72 \mu \mathrm{~m}) \cdot(2 \mathrm{fF} / \mu \mathrm{m})=2.2 \mathrm{fF}$. The Elmore delay is $t_{\mathrm{pd}}=(690 \Omega) \cdot(500 \mathrm{fF})+$ $(690 \Omega+330 \Omega) \cdot(500 \mathrm{fF}+2.2 \mathrm{fF})=0.86 \mathrm{~ns}$.
4.33 The Elmore delay of each segment is

$$
t_{p d-s e g}=\frac{R}{W}\left(\frac{C_{w} l}{N}+C^{\prime} W\right)+\left(\frac{R_{w} l}{N}\right)\left(\frac{C_{w} l}{2 N}+C^{\prime} W\right)
$$

The total delay is $N$ times greater:

$$
t_{p d}=N R C^{\prime}+l\left(R_{w} C^{\prime} W+\frac{R C_{w}}{W}\right)+l^{2} \frac{R_{w} C_{w}}{2 N}
$$

Take the partial derivatives with respect to $N$ and $W$ and set them to 0 to minimize delay:

$$
\begin{aligned}
& \frac{\partial t_{p d}}{\partial N}=R C^{\prime}-l^{2} \frac{R_{w} C_{w}}{2 N^{2}}=0 \Rightarrow N=l \sqrt{\frac{R_{w} C_{w}}{2 R C^{\prime}}} \\
& \frac{\partial t_{p d}}{\partial W}=l\left(R_{w} C^{\prime}-\frac{R C_{w}}{W^{2}}\right)=0 \Rightarrow W=\sqrt{\frac{R C_{w}}{R_{w} C^{\prime}}}
\end{aligned}
$$

Using these gives a delay per unit length of

$$
\frac{t_{p d}}{l}=(2+\sqrt{2}) \sqrt{R C^{\prime} R_{w} C_{w}}
$$

4.35 Compute the results with a spreadsheet:

$$
D=(2+\sqrt{2}) \sqrt{R_{w} C_{w}(2.5 k \Omega)(0.7+1.4 f F)}
$$

Characteristic velocity of repeated wires

| Layer | Pitch $(\mu \mathrm{m})$ | $\mathrm{R}_{\mathrm{w}}$ | $\mathrm{C}_{\mathrm{w}}$ | Delay $(\mathrm{ps} / \mathrm{mm})$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0.25 | 0.32 | 210 | 64 |
| 1 | 0.50 | 0.16 | 167 | 40 |
| 2 | 0.32 | 0.16 | 232 | 47 |
| 2 | 0.64 | 0.078 | 191 | 30 |
| 4 | 0.54 | 0.056 | 232 | 28 |
| 4 | 1.08 | 0.028 | 215 | 19 |

4.37 The gate delay component scales as $S^{-1}$ to 250 ps . The delay of a repeated wire of reduced thickness scales as $S^{-1 / 2}$ to 354 ps. The path delay scales to 604 ps , a $66 \%$ speedup.

## Chapter 5

$5.1 t_{p d}=107$ ps. Note that according to Table 5.8, one would expect a FO5 delay of 120 ps. However, Table 5.8 was generated using $\mathrm{P} / \mathrm{N}=32 / 16 \lambda$. In this process, the smaller $8 / 4$ devices appear to have a slightly shorter delay on account of secondorder effects.

```
* 51-fo5.sp
* created by Ted Jiang 9/20/2004
**************************************************************************
* Parameters and models
*****************************************************************************
.param SUP=1.8
.param H=5
.option scale=90n
.lib '../models/mosistsmc180/opconditions.lib' TT
.option post
*********************************************************************************
* Subcircuits
*************************************************************************
.global vdd gnd
.subckt inv a y N=4 P=8
M1 y a gnd gnd NMOS W='N'L=2
+ AS='N*5' PS='2*N+10' AD='N*5' PD='2*N+10'
M2 y a vdd vdd PMOS W='P'L=2
+ AS='P*5' PS='2*P+10' AD='P*5' PD='2*P+10'
.ends
************************************************************************
* Simulation netlist
*********************************************************************************
Vdd vdd gnd 'SUPPLY'
Vin a gnd PULSE 0 'SUPPLY' 0ps 100ps 100ps 500ps 1000ps
X1 a b inv * shape input waveform
X2 b c inv \(\mathrm{M}=^{\prime} \mathrm{H}^{\prime}\) * reshape input waveform
X3 c d inv M='H**2' * device under test
X4 d e inv M='H**3' * load
x5 e f inv M='H**4' * load on load
```

```
**********************************************************************
* Stimulus
***********************************************************************
.tran 1ps 1000ps
.measure tpdr * rising propagation delay
+ TRIG v(c) VAL='SUPPLY/2' FALL=1
+ TARG v(d) VAL='SUPPLY/2' RISE=1
.measure tpdf * falling propagation delay
+ TRIG v(c) VAL='SUPPLY/2' RISE=1
+ TARG v(d) VAL='SUPPLY/2' FALL=1
.measure tpd param='(tpdr+tpdf)/2' * average propagation delay
. end
5.3 t tpd = 110 ps, a 3% increase.
* 53-noX5.sp
* Created by Ted Jiang 9/20/2004
**********************************************************************
* Parameters and models
***********************************************************************
.param SUP=1.8
.param H=5
.option scale=90n
.lib '../models/mosistsmc180/opconditions.lib' TT
.option post
***********************************************************************
* Subcircuits
***********************************************************************
.global vdd gnd
.subckt inv a y N=4 P=8
M1 y a gnd gnd NMOS W='N' L=2
\(+A S=' N^{*} 5^{\prime} P S={ }^{\prime} 2 * N+10^{\prime} A D=N^{\prime} 5^{\prime} P D={ }^{\prime} 2 * N+10^{\prime}\)
M2 \(y\) a vdd vdd PMOS \(W=\prime^{\prime} P^{\prime} L=2\)
+ AS='P*5' PS='2*P+10' AD='P*5' PD='2*P+10'
.ends
***********************************************************************
* Simulation netlist
***********************************************************************
Vdd vdd gnd 'SUPPLY'
Vin a gnd PULSE \(0{ }^{\prime}\) 'SUPPLY' 0ps 100ps 100ps 500ps 1000ps
X1 a b inv * shape input waveform
X2 b inv \(\quad \mathrm{M}={ }^{\prime} \mathrm{H}^{\prime}\) inv \(\quad\) reshape input waveform
X3 C inv \(\quad\) M \({ }^{\prime} H^{* *} 2^{\prime}\) * device under test
X4 d e inv \(M=^{\prime} H^{* *} 3^{\prime}\) * load
```

```
***********************************************************************
* Stimulus
***********************************************************************
.tran 1ps 1000ps
.measure tpdr * rising propagation delay
+ TRIG v(c) VAL='SUPPLY/2' FALL=1
+ TARG v(d) VAL='SUPPLY/2' RISE=1
.measure tpdf * falling propagation delay
+ TRIG v(c) VAL='SUPPLY/2' RISE=1
+ TARG v(d) VAL='SUPPLY/2' FALL=1
measure tpd param='(tpdr+tpdf)/2' * average propagation delay
end
```

5.5 The best $\mathrm{P} / \mathrm{N}$ ratio can be found by sweeping the ratio, generating the DC transfer curve, and measuring the input and output voltage levels and noise margins. A ratio of $3.2 / 1$ gives maximum noise margin of 0.63 V , as shown below.

5.7 Your results will vary with your process.

```
5.9 g=1.79, p=6.53
# charlib.lst
# Created by Ted Jiang 10/6/2004
GATE inv
in a
out y
* *
ENDGATE
GATE nand5
in a
in b
```

```
in c
in d
in e
out y
* 1 1 1 1 *
ENDGATE
END
```

5.11 Your results will vary with your design.

## Chapter 6

6.1 In each case, $B=1$ and $H=(60+30) / 30=3$.
(a) NOR3 $(p=3)+\operatorname{NAND} 2(p=2) . G=(7 / 3)^{*}(4 / 3)=28 / 9 . F=G B H=28 / 3 . f=$ $F^{1 / 2}=3.05$. Second stage size $=90^{*}(4 / 3) / f=39 . D=2 f+P=11.1$.
(b) Pseudo-nMOS NOR6 $(p=52 / 9)+$ static $\operatorname{INV}(p=1) . G=(8 / 9)^{*}(1)=8 / 9 . \quad F=$ $G B H=8 / 3 . f=F^{1 / 2}=1.63$. Second stage size $=90^{*} 1 / f=55.1 . D=10.0$.
(c) Dynamic NOR6 $(p=13 / 3)+$ high-skew $\operatorname{INV}(p=5 / 6) . G=(2 / 3)^{*}(5 / 6)=10 / 18$. $F=G B H=5 / 3 . f=F^{1 / 2}=1.29$. Second stage size $=90^{*}(5 / 6) / f=58 . D=7.75$.

(b)

(c)

6.3 There are many designs such as NOR2 + NAND2 + INV + NAND3.

6.5 (a) For $0 \leq A \leq 1, B=1, I(A)$ depends on the region in which the bottom transistor operates. The top transistor is always saturated because $V_{g s} \leq V_{d s}$.

$$
I(A)=\left\{\begin{array}{cc}
\left(A-\frac{x}{2}\right) x & x<A \\
\frac{1}{2} A^{2} & x \geq A
\end{array}=\frac{1}{2}(1-x)^{2}\right.
$$

Thus the bottom transistor is saturated for $A<1 / 2$ and linear for $A>1 / 2$. Solve for $x$ in each of these two cases:

$$
\begin{array}{cc}
\frac{1}{2} A^{2}=\frac{1}{2}(1-x)^{2} \Rightarrow x=1-A & A<\frac{1}{2} \\
\left(A-\frac{x}{2}\right) x=\frac{1}{2}(1-x)^{2} \Rightarrow x=\frac{A+1-\sqrt{(A+1)^{2}-2}}{2} & A \geq \frac{1}{2}
\end{array}
$$

Substituting, we obtain an equation for $I$ vs. $A$ :

$$
I(A)=\left\{\begin{array}{cc}
\frac{1}{2} A^{2} & A<\frac{1}{2} \\
\frac{A^{2}+(1-A) \sqrt{A^{2}+2 A-1}}{4} & A \geq \frac{1}{2}
\end{array}\right.
$$

For $0 \leq B \leq 1, A=1$, the top transistor is always saturated because $V_{g s}=V_{d s}$. The bottom transistor is always linear because $V_{g s}>V_{d s}$. The current is

$$
I(B)=\frac{1}{2}(B-x)^{2}=\left(1-\frac{x}{2}\right) x
$$

Solve for $x$ and $I(B)$ :

$$
\begin{aligned}
& x=\frac{B+1-\sqrt{(B+1)^{2}-2 B^{2}}}{2} \\
& I(B)=\frac{1+(B-1) \sqrt{-B^{2}+2 B+1}}{4}
\end{aligned}
$$

Plotting $I$ vs. $A$ and $B$, we find that the current is always higher when the lower transistor is switching than when the higher transistor is switching for a given input voltage. This plot may have been found more easily by numerical methods.

(b) The inner input of a NAND gate or any gate with series transistors has grater logical effort than the outer input because the inner transistor provides slightly less current while partially ON . This is because the intermediate node $x$ rises as $B$ rises, providing negative feedback that quadratically reduces the current through the top transistor as it turns ON.
6.7 Use charlib.pl from exercise 5.8. The average logical efforts and parasitic delays are 1.93, 1.92, and 1.97 and $4.49,3.80$, and 2.44 from the outer, middle, and inner inputs, respectively. The inner input has lower parasitic delay but slightly higher logical effort, as expected.

```
# charlib.lst
# Created by Ted Jiang 10/6/2004
GATE inv
in a
out Y
* *
ENDGATE
```

GATE nor3
in a
in b

```
in c
out y
0 0 * *
0 * 0 *
* 0 0 *
ENDGATE
END
6.9 t tpdr = 0.0400+4.5253*0.0039h(in units of ns)=3.22+1.42h(in units of \tau)
tpdf}=0.0242+2.8470*0.0039h(in units of ns) = 1.95+0.90h (in units of \tau
gu}=1.42;\mp@subsup{p}{u}{}=3.22;\mp@subsup{g}{d}{}=0.90;\mp@subsup{p}{d}{}=1.9
```

As compared to input A , input B has a greater parasitic delay and slightly smaller logical effort. Input B must be the outer input, which must discharge the parasitic capacitance of the internal node, increasing its parasitic delay.
6.11 HI-skew: $\mathrm{p} M O S=2, \mathrm{nMOS}=s k, g_{u}=(2+k s) / 3, g_{d}=(2+k s) / 3 s, g_{a v g}=(2+k+k s+$ 2/s)/6

LO-skew: $\mathrm{pMOS}=2 s, \mathrm{nMOS}=k, g_{u}=(2 s+k) / 3 s, g_{d}=(2 s+k) / 3, g_{a v g}=(2+k+2 s$ $+k / s) / 6$
6.13 Suppose a $\mathrm{P} / \mathrm{N}$ ratio of $k$ gives equal rise and fall times. If the pMOS device is of width $p$ and the nMOS of width 1 , then we find
6.15 According to Section 5.2.5 for the TSMC 180 nm process, a $\mathrm{P} / \mathrm{N}$ ratio of 3.6:1 gives equal rising and falling delays of 84 ps , while a $\mathrm{P} / \mathrm{N}$ ratio of 1.4:1 gives the minimum average delay of 73 ps , a $13 \%$ improvement (not to mention the savings in power and area). Recall that the minima is very flat; a ratio between 1.2:1 and 1.7:1 all produce a 73 ps average delay.
6.17 The 3-transistor NOR is nonrestoring.

6.19

$6.21 g_{d}=0.77, g_{u}=0.76, g_{\text {avg }}=0.76 ; p_{d}=0.71, p_{u}=1.13, p_{\text {avg }}=0.92$
These delays can be found with charlib.pl.
$V_{O L}$ is 0.26 V , as measured from the DC transfer characteristics.

\# Charlib.lst
\# Created by Ted Jiang 10/06/04

GATE inv
in a
out $y$

*     * 

ENDGATE

GATE pseudoinv
in a

```
out y
* *
ENDGATE
END
* 621-Pseudo.sp
*Created by Ted Jiang 10/6/2004
********************************************************************************
* Parameters and models
************************************************************************
.param SUP=1.8
.param N=32
.param P=16
.option scale=90n
.lib '../models/mosistsmc180/opconditions.lib' TT
.option post
*************************************************************************
* Simulation netlist
****************************************************************************
Vdd vdd gnd 'SUPPLY'
Vin a gnd 0
m1 y a Gnd Gnd nmos l=2 w=N as='5*N' ad='5*N'
+ ps='2*N+10' pd='2*N+10'
m2 y Gnd Vdd Vdd pmos l=2 w=P as='5*P' ad='5*P'
+ ps='2*P+10' pd='2*P+10'
*************************************************************************
* Stimulus
*******************************************************************************
dc Vin 0 1.8 0.01
.end
6.23 The average logical effort is \(5 / 6\), substantially better than \(7 / 3\) for a static CMOS NOR3.
```

6.25 Simulating the various gates gave the following average propagation delays (in ps).

This is a bit surprising and indicates SFPL may be advantageous for wide NORs..

| \# inputs | Pseudo-nMOS | SFPL |
| :---: | :---: | :---: |
| 2 | 67 | 71 |
| 4 | 83 | 79 |
| 8 | 116 | 98 |
| 16 | 182 | 129 |

6.27

NAND3



NOR3

6.29

6.31 The worst case is when $A$ is low on one cycle, $B, C$, and $D$ are high, and all the internal nodes become predischarged to 0 . Then $D$ falls low during precharge. Then $A$
goes high during evaluation. The NAND has 11 units of capacitance on $C_{\text {out }}$ precharged to $V_{D D}$ and 7.5 units of internal capacitance ( $C_{1}, C_{2}, C_{3}$ ) that will be initially low. The output will thus droop to $11 /(11+7.5) V_{D D}=0.59 V_{D D}$.

6.33 With a secondary precharge transistor, one of the internal nodes is guaranteed to be high rather than low. Thus $11+2.5=13.5$ units of capcitance are high and 5 units are low, reducing the charge sharing noise to $13.5 /(13.5+5) V_{D D}=0.73 V_{D D}$.
6.35 $H=500 / 30=16.7$. Consider a two stage design: footless dynamic OR-OR-ANDINVERT + HI-skew INV. $G=2 / 3 * 5 / 6=10 / 18 . P=5 / 3+5 / 6=5 / 2 . F=G B H=$ 9.3. $f=F^{1 / 2}=3.0 . D=2 f+P=8.6 \tau$. The inverter size is $500 *(5 / 6) / 3.0=137$.

6.37

6.39

(a) static CMOS


(d) CPL
(e) EEPL

(f) DCVSPG


(g) SRPL

(h) PPL

(i) DPL
6.41 \#\#\# no solution available
$6.43 \mathrm{n} / \mathrm{a}$

## Chapter 7

7.1 (a) $t_{p d}=500-(50+65)=385 \mathrm{ps}$; (b) $t_{p d}=500-2(40)=420 \mathrm{ps}$; (c) $t_{p d}=500-40=$ 460 ps.
7.3 (a) $t_{c d}=30-35=0$; (b) $t_{c d}=30-35=0$; (c) $t_{c d}=30-35-60=0$; (d) $t_{c d}=30-35+$ $80=75$ ps.
7.5 (a) $t_{\text {borrow }}=0$; (b) $t_{\text {borrow }}=250-25=225 \mathrm{ps}$; (c) $t_{\text {borrow }}=250-25-60=165 \mathrm{ps}$; (d) $t_{\text {borrow }}=80-25=55 \mathrm{ps}$.
7.7 If the pulse is wide and the data arrives while the pulsed latch is transparent, the latch contributes its D -to-Q delay just like a regular transparent latch. If the pulse is narrow, the data will have to setup before the earliest skewed falling edge. This is at time $t_{\text {setup }}-t_{\mathrm{pw}}+t_{\text {skew }}$ before the latest rising edge of the pulse. After the rising edge, the latch contributes a clk-to-Q delay. Hence, the total sequencing overhead is $t_{p c q}+t_{\text {setup }}-t_{\text {pw }}+t_{\text {skew }}$.
7.9 (a) 1200 ps: no latches borrow time, no setup violations. 1000 ps : 50 ps borrowed through L1, 130 ps through L2, 80 ps through L3. $800 \mathrm{ps}: 150$ ps borrowed through L1, 330 ps borrowed through L2, L3 misses setup time.
(b) 1200 ps : no latches borrow time, no setup violations. $1000 \mathrm{ps}: 100 \mathrm{ps}$ borrowed through L2, 50 ps through L4. 800 ps: 200 ps borrowed through L2, 200 ps borrowed through L3, 350 ps borrowed through L4, 250 ps borrowed through L1, L2 then misses setup time.
7.11 (a) 700 ps ; (b) 825 ps ; (c) 1200 ps . The transparent latches are skew-tolerant and moderate amounts of skew do not slow the cycle time.
7.13 The $t_{p d q}$ delays are 151 ps for a conventional dynamic latch and 162 ps for a TSPC latch.

```
*713-latch.sp
**********************************************************************
* Parameters and models
***********************************************************************
.param SUP=1.8
.option scale=90n
.lib '../models/mosistsmc180/opconditions.lib' TT
.option post
* Subcircuits
************************************************************************
.global vdd gnd
.subckt inv In Out N=4 P=8
* Assumes 5 lambda of diffusion on the source/drain
m1 Out In Gnd Gnd nmos l=2 w=N as='5*N' ad='5*N'
```



$7.15 t_{p d}=500-2(40)=420 \mathrm{ps}$.

$7.17 t_{p d}=500$ ps. Skew-tolerant domino with no latches has no sequencing overhead.
$7.19 t_{\text {borrow }}=125 \mathrm{ps}-50 \mathrm{ps}-t_{\text {hold }}=75 \mathrm{ps}-t_{\text {hold }}$.
7.21 \#\#\# no solution available
7.23 Solve for $T_{c}$ :

$$
100 \text { years }=\frac{T_{c} e^{\frac{T_{c}}{54 \mathrm{ps}}}}{\left(10^{7}\right)(21 \mathrm{ps})} \Rightarrow T_{c}=1811 \mathrm{ps}
$$

7.25 If the flip-flop goes metastable near $V_{D D} / 2$, the synchronizer will indeed produce a good high output during metastability. However, the flip-flop may eventually resolve to a low value, causing the synchronizer output to suddenly fall low. Because the resolution time can be unbounded, the clock-to-Q delay of the synchronizer is also unbounded. The problem with synchronizers is not that their output takes on an illegal logic level for a finite period of time (all logic gates do that while switching), but rather that the delay for the output to settle to a correct value cannot be bounded. With high probability it will eventually resolve, but without knowing more about the internal characteristics of the flip-flop, it is dangerous to make assumptions about the probability.

## Chapter 8

8.1 Selection of a gate array cell comes down to selecting the number of transistors to place
in series in a cell, remembering that if a cell uses less transistors, then the extra transistors are not utilized. We can categorize individual gates by the number of series transistors they require (i.e. an n-strip below a p-strip, as in Figure 8.28). The following table summarizes the usage in particular chip in the exercise:

| Cell Type | Series transistors | Circuit | Percentage |
| :--- | :--- | :--- | :--- |
| D-latch | 5 | Figure 7.17f with <br> clock inverter |  |
| D-flipflop | 10 | Two D-latches |  |
| Scannable <br> D-flipflop | $15-16$ | Allowing for input <br> multiplexer | 30 |
| 4 input gate | 4 |  | 10 |
| 3 input gate | 3 |  | 10 |
| 2 input gate | 2 |  | 10 |
| buffers | various |  |  |

Clearly if we were to center on a D-flop, and use a five series transistor cell, at least $60 \%$ of the gates would waste transistors (2,3,4 input gates). As an aside, a scannable D-register would need three blocks if they were 5 transistor series blocks.

While we can guess, a little bit of analysis might help. The pitch of a contacted transistor is $8 \lambda$ (Exercise 3.7). (However see Exercise 8.5 where this gets blown out to $14 \lambda$ if interior poly-contacts are required. For this exercise we'll stick with $8 \lambda$.) A break in the active area adds $3 \lambda$ (Table 3.2 Rule 2.2). So the pitch of various gate arrays is as follows:

| Series Transistors | Pitch |  |
| :--- | :--- | :--- |
| 2 | $2^{*} 8+3$ | 19 |
| 3 | $3^{*} 8+3$ | 27 |
| 4 | $4^{*} 8+3$ | 35 |
| 5 | $5^{*} 8+3$ | 43 |

We can construct a table as follows that charts usage per 1000 gates. A scannable D flipflip is assumed to use 15 series transistors. We ignore buffers.

5 series transistors

| Cell | Total <br> Cell <br> s | Area Used | Area <br> Waste <br> d |
| :--- | :--- | :--- | :--- |
| DFF | $3^{*} 300=900$ | $900^{*} 43$ | 0 |
| 4 input gates | 100 | $100^{*} 43$ | $100^{*} 8$ |
| 3 input gates | 100 | $100^{*} 43$ | $100^{* 16}$ |
| 2 input gates | 400 | $400^{*} 43$ | $400^{*} 24$ |
| Total Area |  | 64500 | 12000 |
| Percentage Wast- <br> age |  | $18.6 \%$ |  |

4 series transistors

| Cell | Total Cells | Area Used | Area <br> Waste <br> d |
| :--- | :--- | :--- | :--- |
| DFF | $4^{*} 300=1200$ | $1200^{*} 35$ | $1200^{*} 8$ |
| 4 input gates | 100 | $100^{*} 35$ | 0 |
| 3 input gates | 100 | $100^{*} 35$ | $100^{*} 8$ |
| 2 input gates | 400 | $400^{*} 35$ | $400^{*} 16$ |
| Total Area |  | 63000 | 16800 |
| Percentage Wast- <br> age |  |  | $26.7 \%$ |

3 series transistors

| Cell | Total Cells | Area Used | Area <br> Waste <br> d |
| :--- | :--- | :--- | :--- |
| DFF | $5 * 300=1500$ | $1500 * 27$ | 0 |


| 4 input gates | $100^{*} 2$ | $200^{*} 27$ | $200 * 8$ |
| :--- | :--- | :--- | :--- |
| 3 input gates | 100 | $100^{*} 27$ | 0 |
| 2 input gates | 400 | $400 * 27$ | $400 * 8$ |
| Total Area |  | 59400 | 4800 |
| Percentage Wast- <br> age |  | $8.1 \%$ |  |

2 series transistors

| Cell | Total Cells | Area Used | Area <br> Waste <br> d <br> DFF $8^{* * 300=2400}$ |
| :--- | :--- | :--- | :--- |
| 4 input gates | $100^{*} 2$ | $200^{*} 19$ | 0 |
| 3 input gates | $100^{*} 2$ | $200^{*} 19$ | $200^{*} 8$ |
| 2 input gates | 400 | $400^{*} 19$ | 0 |
| Total Area |  | 60800 | 4000 |
| Percentage Wast- <br> age |  |  | $6.6 \%$ |

Based on this analysis, a three series transistor gate array looks the lowest area.Note that it does not have the best utilization (lowest area wasted), but three series transistors are denser than two because there is less space between transistors.

If we use a Sea-of-gates structure, the pitch is $8 \boldsymbol{\lambda}$ but each gate has an extra series transistor (in general) to isolate the gate. This the table looks as follows:
Sea-of-gates

| Cell | Total Cells | Area Used | Area Wasted |
| :--- | :--- | :--- | :--- |
| DFF | $300 * 16=4800$ | $4800 * 8=38400$ | $300 * 8=2400$ |
| 4 input gates | $100 * 5$ | $500 * 8=4000$ | $100 * 8=800$ |
| 3 input gates | $100 * 4$ | $400 * 8=3200$ | $100 * 8=800$ |


| 2 input gates | $400 * 3$ | $1200 * 8=9600$ | $400 * 8=3200$ |
| :--- | :--- | :--- | :--- |
| Total Area |  | 55200 | 7200 |
| Percentage Wast- <br> age |  |  | $13 \%$ |

This is close to the 3-input case, but takes the guesswork out of estimating gate mixes. This is the reason SOG is widely used. In the end, this problem is looking for some reasoning why one cell size is better than another. Any well reasoned argument is probably acceptable.
8.3 [Admittedly, this exercise may require some knowledge of Chapter 11 although the design we use has been presented in Chapter 7. A detailed design is possible with a simulator and process files, but it's OK to just capture the basic principles.]

If we summarize the attributes we need for a control RAM cell for an FPGA, we would like it to be small. In addition, as the RAM cells are dispersed across the chip, it probably would be advisable to design a cell with the lowest wiring overhead. Finally, we want a circuit that is robust and easy to use in an FPGA.
A conventional RAM cell has a write line, a read line and data and complement data lines. Data is read or written using the data lines. To read the RAM cell, fairly complicated sense amplifiers are required and there is normally a complicated precharge and timing sequence required (Section 11.2.1). We would prefer a RAM cell that operated with full logic levels.

A single-ended RAM cell that is often used as a register cell is probably the best choice. A typical circuit is shown in Figure 7.17j. This circuit has a single ports for data-in, data-out, write and read. In addition, all signals are full logic levels with the exception of the data-out signal which has to be held high with a pMOS load (or precharged and then read). This is probably OK as the global read operation is only used for testing or to infrequently read out the control RAM contents. It does not have to be fast.

Design starts with the write operation. The switching point of the "input" inverter is a balance between the write zero and one operations. This is achieved by using a single nMOS pass transistor to overwrite a pair of asymmetric inverters. When trying to write a zero, the driving inverter $n$-transistor and the memory cell write $n$ transistor have to overcome the p-transistor pullup of the feedback inverter in the memory cell. The circuit is shown below. We can arbitrarily size the weak-feedback
inverter so that the pull down circuit triggers the input inverter.


Figure E8.2 - Write Zero operation for single-ended RAM cell
Writing a one is somewhat constrained by the fact that the write $n$-transistor can only pull up to a threshold below $V_{D D}\left(V_{D D}-V_{t n}\right)$. This means that the trip point for the RAM inverter has to be set well below this. This is achieved by having a LOskewed inverter (Section 2.5.2). This involves sizing the n -transistor in the inverter up until the input switch point is comfortably below the $V_{D D}-V_{t n}$ voltage.

Once the cell can be written, the read operation may be considered. If we use a pMOS load in what is effectively a two input pseudo-nMOS NAND gate or one leg of a multiplexer, the $n$-transistor pull-downs have to be able to pull the output to near zero when both transistors are turned on. Assuming the pulldown n -transistors are minimum size, this involves lengthening the pMOS pullup until acceptable operation over voltage, temperature, and process is achieved.
8.5 [Yikes, a term project!! I think I meant "design in principle".... Also SUBM rules assumed.]
Exercise 3.8 calculated the vertical pitch for minimum sized $n$ and $p-$ transistors ( $4 \lambda$ ). Here the pMOS is $6 \lambda$, so the vertical pitch (without substrate contacts) would be $29 \lambda$.

Adding a substrate contact alters the n -transistor to VSS and p -transistor to VDD spacing. Taking the $n$ to VSS spacing first, we have a $4 \lambda$ VSS contact, a $4 \lambda$ transistor and a $4 \lambda$ spacing, so the center to center separation is $8 \lambda$ compared to $6.5 \lambda$ without contacts. The p to VDD spacing will be $9 \lambda$. So the pitch can be $8+8+8+9=$ 33入.

The horizontal pitch is determined by the figure below.


Figure E8.3 Horizontal Standard Cell Pitch
We need to contact the gate and be able to run a vertical metal pitch over the adjacent source and drain. It's likely that the source and drain require a metal2/metal1 contact as well, so the pitch has to be the contacted pitch. This is $1 / 2^{*} 4+1 / 2^{*} 4+3$ $=7 \lambda$ per half-pitch or $14 \lambda$ between transistors. At the end of each cell we also leave this space to allow easy abutment ( $3.5 \lambda$ to centre of space from centre of source/drain contact).
..
8.7 This is a little more complicated (than Exercise 8.6). Approaches here will vary widely, so it is fairly pointless to specify code (even though we did do it in the previous example). The main thing would be to look for a credible layout. My approach would be similar to the previous example. Write code for the primitives and then
hierarchically build these up to the ROM.

8.9 Using a standard cell library usually means that only normal logic gates, inverters and tristate buffers are available. The sense amp would just be an inverter. The column decode address buffers remain the same (inverters). The row decoder has to be implemented in terms of normal logic gates. The horizontal pitch depends on what is used for the ROM cell itself (see next). So we will delay a decision on the row decoder until the ROM cell is decide upon.

The simplest cell that may be used for the ROM cell is a tristate buffer. The tristate buffer has the input connected to either VDD or GND to program the cell. The output is connected to the bit line. The enable and enable_bar are routed from the row decoder (word and word_bar). If you have control over the standard cell library
one can eliminate the extraneous transistors. Connection to VDD or GND can be left to the automatic router or completed inside the cell. Remember if this is done, the connection will usually have to be via a diffusion wire so that the gate is not directly to the supply rail (for gate breakdown reasons). For either the full tristate buffer or depleted cell, the horizontal pitch is two transistors, meaning that any cell with two series (or paralleled) transistors will "pitch match" in the vertical plane (assuming transistors are running horizontal).
Now that the ROM cell is decided, the row decoder may be designed. Is essence one "builds down" from the ROM cell. First we need a buffers (inverters) for the word and word_bar signals. These take the first two rows. Then a stack comprised of a two input NOR gate and two, two input NAND gates. The NAND gates decode address bits A0-A2 and one of eight predecoded lines of A3-A5. The predecode lines are located with the address buffers in the lower right.
8.11 Another largish exercise. The main portions of the code appear in the text (sans mistakes). The gross test of a working solution at the end of this exercise is a simulation showing a sine wave. The good thing about this is that artefacts are easily spotted by eye. A nice clean sine wave means the design was probably done correctly. The latter part of the problem (comparing with the ROM based design) depends obviously on the student having done that problem.
8.13 Using Equation 8.7, the (yielded) gross die per wafer for the first process is 1500 (1914*. $8^{*} .98$ ) and the die cost is $\$ 1.47$. For the scaled process there are 2227 yielded die ( $2841^{*} .8^{*} .98$ ) which cost $\$ 1.35$. So it is probably worth moving considering that the yield probably improves as well (smaller die).
8.15 RC models of the two circuits are shown below. The Elmore delay of the untapered stack is $\left[15^{*}(1 / 30)+15^{*}(2 / 30)+15^{*}(3 / 30)+38^{*}(4 / 30)\right] R C=8.07 R C$. The Elmore delay of the tapered stack is $\left[22^{*}(1 / 30)+20^{*}(1 / 27+1 / 30)+18^{*}(1 / 24+1 / 27\right.$ $\left.+1 / 30)+30^{*}(1 / 22+1 / 24+1 / 27+1 / 30)\right] R C=8.88 R C$. The untapered design is faster.


## Chapter 9

9.1 Cooling a circuit improves the mobility of the transistors which in turn improves the speed. Raising $V_{D D}$ has the same effect. These two tests together probably point to a
path that is too slow at normal temperature and voltage. Re-simulating the path ensuring to include all parasitics (at especially the slow process corner), should reveal the problem.
9.3 Absolutely not! Any discrepancy between a golden model and the design should be tracked down and explained and eliminated. Often small deviations hide much larger problems.
9.5 Again straight from the text (pp 590). Figure 9.10 is an example.
9.7 Right out of the text. Controllability - Section 9.5.3. Observability - Section 9.5.2. Fault Coverage - Section 9.5.4
9.9 Another question straight out of the book (these are too easy...). Section 9.6.2. Basically, a scan design is implemented by turning all D flip-flops into scannable D flip-flops. This usually involves adding a two input multiplexer to the existing D flip-flop designs that are used (this isn't done manually, but using library elements).

Once scan flip flops are inserted, the task remains to divide the flip-flops into scan chains.
9.11 The point that is trying to be illustrated here is that there are some areas where we do not want to encumber a flip-flop with extra circuitry. This is the case for high speed flip-flips used in dividers (irregardless of circuit design). So no scan elements. Just test by observing the frequency of the MSB of the counter (lowest frequency) with a frequency counter. This is more classed as an analog block.
9.13 Essentially, this is a slice through Figure 9.24. The 16-bit datapath has a 16-bit LFSR on the input and a 16 bit signature analyser on the output. The sequence to test is as follows:
Initialize LFSR (i.e. set flip flops to all ones)
Place signature analyzer in "analyze" mode
Cycle LFSR through a "large" number of vectors - can be exhaustive.
Shift signature analyzer out and observe syndrome - check whether it matches the simulated value. If it does your circuit is OK, if not, it's faulty.
9.15 The software radio consists of an IQ conversion unit, four microprocessors with multipliers and four memories. At the SOC level, we would start by adding the required Wrapper Serial Port (WSP) to each block. The decision then may be made as to whether a Wrapper Parallel Port (WPP) is required. This would depend on whether the intelligence for the block could be implemented internally or externally. On a case by case basis, let us look at each module.
The IQ conversion unit consists of an NCO and IQ multipliers. The inputs are an $I$ and $Q$ signal and control values for an internal NCO. The output is the sum of the products of the NCO and IQ inputs. The NCO (Figure 9.25) can be tested autonomously using a signature analyzer. It would be possible to extend this to the full
module by placing LFSRs on the I and Q inputs. A fault analysis would indicate how many vectors would have to be run to achieve an acceptable fault coverage. So we probably do not need a WPP here.
The microprocessor has a sequencer that can be used to set up tests autonomously. So it probably does not need a WPP port.

The memories do not have any innate intelligence, so a WPP port may be used here to test the memories in parallel from a central RAM test unit (not unlike the design in the previous example). So one test unit tests four RAMs. Including the test unit in each RAM would mean that no WPP would be required.
Overall no WPPs are required at all - the time to serially shift data in and out just affects testing time - so they probably would go in for the RAMs.
In terms of TAM design, one could select the Daisy-chained TAM. But this is likely to impact test time (but good if you want to minimize pin count). The local TAM controller option is likely to be good as it minimizes pins and the local controllers default to very simple circuits for the processor and IQ converter. The basic thing here is that any of the designs work - we just want some good reasons such as reducing test time, complexity or pin count.

## Chapter 10

10.1 \#\#\# no solution available
$10.3 \mathrm{~V}=\mathrm{A}_{\mathrm{N}-1}\left(\mathrm{~B}_{\mathrm{N}-1} \oplus \mathrm{SUB}\right) \overline{\mathrm{Y}}_{\mathrm{N}-1}+\overline{\mathrm{A}}_{\mathrm{N}-1}\left(\overline{\mathrm{~B}}_{\mathrm{N}-1} \oplus \mathrm{SUB}\right) \mathrm{Y}_{\mathrm{N}-1}$
10.5 Assuming the side loads are negligible so that each carry chain drives another identical chain and has $h=1$, the stage delay is $g+p$. The number of stages is inversely proportional to $n$. Hence the delay per bit scales as:

$$
\mathrm{d}=\frac{1}{\mathrm{n}}\left[\frac{11.5}{24} \mathrm{n}^{2}+\frac{11.5}{8} \mathrm{n}+\frac{7}{6}+\frac{4}{3}\right]
$$

Taking the derivative of delay with respect to the length of each chain $n$ and setting that equal to zero gives allows us to solve for the best chain length. Because the parasitic capacitance is large, the best delay is achieved with short carry chains ( $n=2$ or $3)$.

$$
\frac{\partial}{\partial \mathrm{n}} \mathrm{~d}=\frac{11.5}{24}-\frac{15}{6 \mathrm{n}^{2}}=0 \Rightarrow \mathrm{n}=2.28
$$

10.7

10.9

10.11

$$
\begin{aligned}
H_{i: j} & =G_{i: k}+G_{i-1: k}+P_{i-1: k-1} H_{k-1: j} \\
& =G_{i: k}+G_{i-1: k}+P_{i-1: k} P_{k-1: k-1} H_{k-1: j} \\
& =G_{i: k}+G_{i-1: k}+P_{i-1: k} G_{k-1: j} \\
& =G_{i: k}+G_{i-1: k}+G_{i-1: j} \\
& =G_{i: j}+G_{i-1: j} \\
I_{i: j} & =P_{i-1: k-1} P_{k-2: j-1} \\
& =P_{i-1: j-1}
\end{aligned}
$$


10.15 4 check bits suffice for up to $2^{4}-4-1=11$ data bits.


$$
\begin{gathered}
\mathrm{C}_{0}=\mathrm{D}_{6} \oplus \mathrm{D}_{4} \oplus \mathrm{D}_{3} \oplus \mathrm{D}_{1} \oplus \mathrm{D}_{0} \\
\mathrm{C}_{1}=\mathrm{D}_{6} \oplus \mathrm{D}_{5} \oplus \mathrm{D}_{3} \oplus \mathrm{D}_{2} \oplus \mathrm{D}_{0} \\
\mathrm{C}_{2}=\mathrm{D}_{7} \oplus \mathrm{D}_{3} \oplus \mathrm{D}_{2} \oplus \mathrm{D}_{1} \\
\mathrm{C}_{3}=\mathrm{D}_{7} \oplus \mathrm{D}_{6} \oplus \mathrm{D}_{5} \oplus \mathrm{D}_{4}
\end{gathered}
$$

10.17 One way to do this is with a finite state machine, in which the state indicates the present count. The FSM could be described in a hardware description language with a case statement indicating the order of states. This technique does not generalize to N -bit counters very easily.

Another approach is to use an ordinary binary counter in conjunction with a binary-to-Gray code converter (N-1 XOR gates). The converter output must also be registered to prevent glitches in the binary counter from appearing as glitches in
the Gray code outputs.

$10.19 \mathrm{X} 0, \mathrm{X} 1$, and X 2 indicate exactly zero, one, or two 1's in a group. Y1, Y2, and Y3 are one-hot vectors indicating the first, second, and third 1.

$$
\begin{aligned}
X 0_{i: i} & =\bar{A}_{i} & & \\
X 1_{i: i} & =A_{i} & & \\
X 2_{i: i} & =0 & & \\
X 0_{i: j} & =X 0_{i: k} \bullet X 0_{k-1: j} & & \\
X 1_{i: j} & =X 1_{i: k} \bullet X 0_{k-1: j}+X 0_{i: k} \bullet X 1_{k-1: j} & & \\
X 2_{i: j} & =X 1_{i: k} \bullet X 1_{k-1: j}+X 2_{i: k} \bullet X 0_{k-1: j}+X 0_{i: k} \bullet X 2_{k-1: j} & & \\
Y 1_{i} & =A_{i} X 0_{i-1: 1} & & \text { output logic logic } \\
Y 2_{i} & =A_{i} X 1_{i-1: 1} & & \\
Y 3_{i} & =A_{i} X 2_{i-1: 1} & &
\end{aligned}
$$

10.21 Assume the branching effort on each A input is approximate 2 because it drives two gates (the initial inverter and the final AND). A path from input to output passes through an inverter and five AND gates, each made from a NAND and an inverter. There are four two-way branches within the network. Hence, $B=32$. $G$ $=1^{6 *}(4 / 3)^{5}=4.2 . H=1 . P=1^{*} 6+2 * 5=16 . F=G B H=135 . N=11 . f=F^{1 / N}=$ 1.56. $D=N f+P=33.2 \tau$. Note that the stage effort is lower than that desirable for a fast circuit. The circuit might be redesigned with NANDs and NORs in place of ANDs to reduce the number of stages and the delay.

## Chapter 11

11.1 If the array is organized as 128 rows by 128 columns, each column multiplexer must choose among $(128 / 8)=16$ inputs.
11.3 The design with predecoding uses 16 3-input NANDs while the design without uses 128. Both designs have the same path effort. Hence, the layout of the prede-
coded design tends to be more convenient.

11.5 (a) $B=512 . H=20$. A 10 -input NAND gate has a logical effort of $12 / 3$, so estimate that the path logical effort is about 4 . Hence $F=G B H=40960$. The best number of stages is $\log _{4} F=7.66$, so try an 8 -stage design: NAND3-INV-
NAND2-INV-NAND2-INV-INV-INV. This design has an actual logical effort of $G=(5 / 3)^{*}(4 / 3)^{*}(4 / 3)=2.96$, so the actual path effort is 30340 . The path parasitic delay is $P=3+1+2+1+2+1+1+1=12 . D=N F^{1 / N}+P=41.1 \tau$.
(b) The best number of stages for a domino path is typically comparable to the best number for a static path because both the best stage effort and the path effort
decrease for domino. Using the same design, the footless domino path has a path logical effort of $G=1$ * $(5 / 6)^{*}(2 / 3) *(5 / 6)^{*}(2 / 3) *(5 / 6) *(1 / 3) *(5 / 6)=0.071$ and a path effort of $F=732$. The path parasitic delay is $P=4 / 3+5 / 6+3 / 3+5 / 6+3 /$ $3+5 / 6+1 / 3+5 / 6=7 . D=N F^{1 / N}+P=25.2 \tau$.
11.7 $H=2^{m} . B=2^{n-1}$ because each input affects half the rows. For a conservative estimate, assume that the decoder consists of an n-input NAND gate followed by a string of inverters. The path logical effort is thus $G=(n+2) / 3$, so the path effort is $F=G B H=2^{n+m}(n+2) / 6$. The best number of stages is $N=\log _{4} F \sim(n+m) / 2$. The parasitic delay of the n-input NAND and N-1 inverters is $P=n+(N-1)$. Hence, the path delay can be estimated as $\mathrm{D}=((n+m) / 2)\left(2^{n+m}(n+2) / 6\right)^{\wedge}(2 /(n+m))+n+$ ( $N-1$ )
11.9


11.13 The ROM cell is smaller than the SRAM cell. It presents one unit of capacitance for the transistor. It has only a single transistor in the pulldown path on the bitline so the resistance is R. Hence, the logical effort is $1 / 3$, as compared to 2 for the SRAM cell.

The bitline has a capacitance of $\mathrm{C} / 2$ from the half contact so the total bitline capacitance is $2^{n-1} \mathrm{C}$. Because the cell has a resistance R , the delay is $2^{n-1} \mathrm{RC}$ and the parasitic delay is $2^{n} / 6$.

The ROM can use the same decoder as the SRAM, with a logical effort of $(n+2) / 3$ and parasitic delay of $n$. Assume the bitline drives a load equal to that seen by the address so the path electrical effort is $H=1$.
Putting this all together, the path effort is $F=G B H=2^{N}(n+2) / 9$. The path parasitic delay is $n+2^{n} / 6$. The path delay is $D=2 N+4 \log _{4}[(n+2) / 9]+n+2^{n} / 6$.

Your modeling and loading assumptions may vary somewhat. The assumptions about wire capacitance have a large effect on the model.

## Chapter 12

12.1 $\quad P_{\max }=(110-50) /(10+2)=5 \mathrm{~W}$.
12.3 H-trees ideally have zero skew and relatively low metal resource requirements, but in practice see significant skews, even locally, because of mismatches in loading, processing, and environment among the branches. Clock grids have low local skew because they short together nearby points, but can have large global skew and require lots of metal and associated capacitance. The hybrid tree/grid achieves low local skew because of the shorting without using as much metal as a full clock grid.
12.5 The small signal model is shown below. The input is open-circuited and a test voltage is applied to the output. Because no input current flows, $v_{1}=v_{2}=0 . v_{3}=$ $i_{\text {test }} r_{02}$. Applying KCL at $v_{\text {test }}$ gives $i_{\text {test }}=g_{m 4}\left(-v_{3}\right)+\left(v_{\text {test }}-v_{3}\right) / r_{04}$. Substituting $v_{3}$ and solving for $R_{\text {out }}=v_{\text {test }} / i_{\text {test }}$ gives EQ (12.24). The approximation holds because $g_{m} \gg 1 / r_{o}$ because transistors have high output impedance.

12.7 Solve EQ(12.23) numerically for $R=4.46 \mathrm{k} \Omega$ given $I_{1}=200 \mu \mathrm{~A}$, assuming $V_{\mathrm{DD}}=$ $1.8 \mathrm{~V} . V_{1}=1.8-I_{1} R=0.98 \mathrm{~V} . \mathrm{V}_{\text {out }}$ must be greater than $V_{1}-V_{t}=0.58 \mathrm{~V}$ to keep the output transistor in saturation.
12.9 To get satisfactory results, the resistor needs to be increased to 100 kW and the P1 and P2 channel lengths must be doubled. With these changes, the gain is 191.


```
*129-opamp.sp
*created by Ted Jiang 11/8/04
*
******************************************************
```

| *Parameters |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -param SUP=1.8 |  |  |  |  |  |  |  |
| . option scale=90n |  |  |  |  |  |  |  |
| .lib '../models/mosistsmc180/opconditions.lib' TT .option post |  |  |  |  |  |  |  |
| ********************************************** |  |  |  |  |  |  |  |
| *Simulation Netlist |  |  |  |  |  |  |  |
| *********************************************** |  |  |  |  |  |  |  |
| Vdd | vdd | gnd | 'SUP |  |  |  |  |
| V1 | 1 | gnd | 0 |  |  |  |  |
| V2 | 2 | gnd | 0.9 |  |  |  |  |
| R1 | vdd | B | $\mathrm{R}=10$ |  |  |  |  |
| MN3 | B | B | gnd | gnd | NMOS | $\mathrm{W}=4$ | L=2 |
| MP1 | C | C | vdd | vdd | PMOS | $\mathrm{W}=4$ | $\mathrm{L}=4$ |
| MN1 | C | 1 | X | gnd | NMOS | $\mathrm{W}=4$ | $\mathrm{L}=2$ |
| MN4 | X | B | gnd | gnd | NMOS | $\mathrm{W}=4$ | $\mathrm{L}=2$ |
| MP 2 | Y | C | vdd | vdd | PMOS | $\mathrm{W}=4$ | $\mathrm{L}=4$ |
| MN2 | Y | 2 | X | gnd | NMOS | $\mathrm{W}=4$ | L=2 |
| MP 3 | Out | Y | vdd | vdd | PMOS | $\mathrm{W}=4$ | L=2 |
| MN5 | Out | B | gnd | gnd | NMOS | $\mathrm{W}=4$ | $\mathrm{L}=2$ |

```
*Stimulus
**************************************************
.dc v1 0.89 0.91 0.001
.end
```

12.11

$$
\left.\frac{\partial \Delta V}{\partial x}\right|_{x=0.5}=\left.\left[\frac{2}{\alpha}(2 x)^{\frac{1}{\alpha}-1}+\frac{2}{\alpha}(2(1-x))^{\frac{1}{\alpha}-1}\right] V_{g o}\right|_{x=0.5}=\frac{4}{\alpha} V_{g o}
$$

$$
\begin{aligned}
& I_{1}=x I_{\mathrm{ref}} \\
& g_{m}=\left.\frac{\partial I_{d s}}{\partial V_{g s}}\right|_{V_{g s}=V_{g o}+V_{t}}=\frac{\partial}{\partial V_{g s}} k\left(V_{g s}-V_{t}\right)^{\alpha}=\alpha k\left(V_{g s}-V_{t}\right)^{\alpha-1}=\alpha \frac{I_{d s}}{V_{g o}}=\frac{\alpha}{2} \frac{I_{\mathrm{ref}}}{V_{g o}}
\end{aligned}
$$

$$
\frac{\partial I_{1}}{\partial \Delta V}=\frac{\partial I_{1}}{\partial x} \frac{\partial x}{\partial \Delta V}=\frac{\alpha}{4} \frac{I_{\mathrm{ref}}}{V_{g o}}=\frac{g_{m}}{2}
$$

$12.13 g_{m}=7.2 * 10^{-5} ; r_{o}=7.0 \mathrm{M} \Omega ; g_{m} r_{o}=50.3$
Use the same SPICE deck as 12.12 but change channel length to 4 .
12.15 A possible circuit is shown below. An nMOS current mirror scales the input refer-
ence down by a factor of 8 . This is then mirrored to a pMOS transistor which drives four scaled pMOS current sources. Any variation of mirrors and polarity is acceptable as none was specified in the question. The main thing to look for is the right scaling of the current mirrors.

12.17 The main idea in inserting a latch in the DAC cell is to reduce the uncertainty in decode times and to some extent time of flight to the switched cells. So the latch is placed in the current cell itself. This is a slave latch. The master latch may be placed before the row or column decode gates (or after). It really depends on the timing of signals in the rest of the system. The following diagram shows a latch inserted in the conventional pMOS cascade DAC current cell.


Note that the pMOS switches are driven by the cascaded latch inverters. This means that there is a slight asymmetry in the rising and falling edges applied to the switches which is not ideal. We would like the switches to be driven with perfectly complimentary signals. One can play with this by inserting a pass gate between the output of the first inverter and the leftmost pMOS switch. (e.g. see Section 12.5.5).

Although this appears to markedly increase the complexity of the current cell, transistors are so small in current processes that compact DACs are still possible even with all of these transistors present.

With an internal latch and well matched pMOS switch drivers, the only systematic timing deviation that we now need to worry about is clock skew between current
cells. This is achieved by paying close attention to the clock routing and keeping the RC time constants low. The clock network may be run in a mesh on a single upper metal layer with shield layers below to shield the analog signals. The other signal to pay attention to is $V_{D D}$. Again a mesh connection on one or more layers should be used to keep the resistance to the cells low and relatively equal.

