The IEEE Journal of Solid-State Circuits is
abbreviated as JSSC because it is cited heavily. Most of the references in IEEE publications
since 1988 can be obtained from ieeexplore.ieee.org. They are available to subscribing
institutions, to individuals with a personal subscription, or for a fee. This
page contains experimental links directly to a few of the papers.
[Acken83] J. Acken, "Testing for
bridging faults (shorts) in CMOS circuits," Proc. Design Automation
Conf., 1983, pp. 717-718.
[Acosta95] A. Acosta, M. Valencia, A.
Barriga, M. Bellido, and J. Huertas, "SODS: A new CMOS differential-type
structure," JSSC, vol. 30, no. 7, July 1995, pp. 835-838.
[Afghahi90] M. Afghahi and C. Svensson,
"A unified single-phase clocking scheme for VLSI systems," JSSC,
vol. 25, no. 1, Feb. 1990, pp. 225-233.
[Allam00] M. Allam, M. Anis, and M.
Elmasry, "High-speed dynamic logic styles for scaled-down CMOS and MTCMOS
technologies," Proc. Intl. Symp. Low Power Electronics and Design,
2000, pp. 155-160.
[Allam01] M. Allam and M. Elmasry,
"Dynamic current mode logic (DyCML): a new low-power high-performance
logic style," JSSC, vol. 36, no. 3, March 2001, pp. 550-558.
[Alvandpour02] A. Alvandpour, R.
Krishnamurthy, K. Soumyanath, and S. Borkar, "A sub-130-nm conditional
keeper technique," JSSC, vol. 37, no. 5, May 2002, pp. 633-638.
[Amrutur00] B. Amrutur and M. Horowitz,
"Speed and power scaling of SRAM's," JSSC, vol. 35, no. 2,
Feb. 2000, pp. 175-185.
[Amrutur01] B. Amrutur and M. Horowitz,
"Fast low-power decoders for RAMs," JSSC, vol. 36, no. 10,
Oct. 2001, pp. 1506-1515.
[Amrutur98] B. Amrutur and M. Horowitz,
"A replica technique for wordline and sense control in low-power
SRAM's," JSSC, vol. 33, no. 8, Aug. 1998, pp. 1208-1219.
[Anastasakis02] D. Anastaskasis, R. Damiano,
H. Ma, and T. Stanion, “A practical and efficient method for compare-point
matching,” Proc. Design Automation Conf., June 2002, pp. 305-310.
[Anderson02] F. Anderson, J. Wells, and
E. Berta, "The core clock system on the next generation Itanium
microprocessor," Proc. IEEE Intl. Solid-State Circuits Conf., Feb.
2002, pp. 146-147, 453.
[Ando80] H. Ando, "Testing VLSI
with random access scan," Digest of Papers COMPCON 80, Feb. 1980,
pp. 50-52.
[Artisan02] Artisan Components, TSMC
0.18mm
Process 1.8-Volt SAGE-X Standard Cell Library Databook, Release 4.0, Feb. 2002.
[Ashenden01] P. Ashenden, The Designer's Guide to VHDL, 2nd ed.,
[Ayers03] D. Ayers, "VLSI Power
Delivery," EE371 Lecture Notes,
[Baghini02] M. Baghini and M. Desai,
"Impact of technology scaling on metastability performance of CMOS
synchronizing latches," Proc. Intl. Conf. VLSI Design, 2002, pp.
317-322.
[Bailey98] D. Bailey and B.
Benschneider, "Clocking design and analysis for a 600-MHz Alpha
microprocessor," JSSC, vol. 33, no. 11, Nov. 1998, pp. 1627-1633.
[Baker02] J. Baker, CMOS
Mixed-Signal Circuit Design,
[Baker97] K. Baker and J. van Beers,
"Shmoo plotting: the black art of IC testing," IEEE Design and
Test of Computers, vol. 14, no. 3, July-Sept. 1997, pp. 90-97.
[Baker98] R. Jacob Baker, H. Li, and
D. Boyce, CMOS Circuit Design, Layout, and Simulation,
[Bakoglu90] H. Bakoglu, Circuits,
Interconnections, and Packaging for VLSI,
[Balamurugan01] G. Balamurugan and N.
Shanbhag, "The twin-transistor noise-tolerant dynamic circuit
technique," JSSC, vol. 36, no. 2, Feb. 2001, pp. 273-280.
[Barke88] E. Barke, “Line-to-ground
capacitance calculation for VLSI: a comparison,” IEEE Trans. Computer-Aided
Design, vol. 7, no. 2, Feb. 1988, pp. 295-298.
[Baugh73] C. Baugh and B. Wooley, “A
two’s complement parallel array multiplication algorithm,” IEEE Trans.
Computers, vol. C-22, no. 12, Dec. 1973, pp. 1045-1047.
[Beaumont-Smith01] A. Beaumont-Smith and C.
Lim, "Parallel prefix adder design," Proc. IEEE Symp. Computer
Arithmetic, 2001, pp. 218-225.
[Beaumont-Smith99] A. Beaumont-Smith, N.
Burgess, S. Lefrere, and C. Lim, "Reduced latency IEEE floating-point
adder architectures," Proc. IEEE Symp. Computer Arithmetic, April
1999, pp. 35-42.
[Bedrij62] O. Bedrij,
"Carry-select adder," IRE Trans. Electronic Computers, vol.
11, June 1962, pp. 340-346.
[Bernstein00] K. Bernstein and N. Rohrer, SOI
Circuit Design Concepts,
[Bernstein99] K. Bernstein, K. Carrig, C.
Durham, P. Hansen, D. Hogenmiller, E. Nowak, and N. Roher, High Speed CMOS
Design Styles, Boston: Kluwer Academic Publishers, 1999.
[Best03] R. Best, Phase-Locked
Loops: Design, Simulation, and Applications, 5th ed., McGraw-Hill, 2003.
[Bewick94] G. Bewick, Fast
Multiplication: Algorithms and Implementation, Ph.D. Thesis,
[Black69] J. Black,
"Electromigration - A brief survey and some recent results," IEEE
Trans. Electron Devices, vol. ED-16, no. 4, April 1969, pp. 338-347.
[Blackburn96] J. Blackburn, L. Arndt, and
E. Swartzlander, "Optimization of spanning tree carry lookahead
adders," Proc. 30th Asilomar Conf. Signals, Systems, and Computers,
vol. 1, 1996, pp. 177-181.
[Booth51] A. Booth, “A signed binary
multiplication technique,” Quarterly J. Mechanics and Applied Mathematics,
vol. IV, part 2, June 1951, pp. 236-240.
[Borkar03] S. Borkar, T. Kamik,
[Bouldin03] D. Bouldin, A. Miller, and
C. Tan, "Teaching custom integrated circuit design and verification,"
Proc. Microelectronics Systems Education Conf., 2003, pp. 48-49.
[Bowhill95] W. Bowhill et al.,
"Circuit implementation of a 300-MHz 64-bit second-generation CMOS Alpha
CPU," Digital Technical Journal, vol. 7, no. 1, 1995, pp. 100-115.
[Bowman99] K. Bowman, B. Austin, J.
Eble, X. Tang, and J. Meindl, "A physical alpha-power law MOSFET
model," JSSC, vol. 34, no. 10, Oct. 1999, pp. 1410-1414.
[Brent82] R. Brent and H. Kung,
"A regular layout for parallel adders," IEEE Trans. Computers,
vol. C-31, no. 3, March 1982, pp. 260-264.
[Brooks95] F. Brooks, The Mythical Man-Month,
[Brown03] A. Brown, "Fast
films," IEEE Spectrum, vol. 40, no. 2, Feb. 2003, pp. 36-40.
[Bugeja00] A. Bugeja and B. Song, “A
self-trimming 14-b 100MSample/s CMOS DAC,” JSSC, vol. 35, no. 12, Dec.
2000, pp. 1841-1852.
[Burks46] A. Burks, H. Goldstine, and
J. von Neumann, Preliminary discussion of the logical design of an
electronic computing instrument, part 1, vol. 1, Inst. Advanced Study,
[Burleson98] W. Burleson, M. Ciesielski,
F. Klass, and W. Liu, "Wave-pipelining: a tutorial and research
survey," IEEE Trans. VLSI, vol. 6, no. 3, Sept. 1998, pp. 464-474.
[Calma84] Calma Corporation, GDS II
Stream Format, July 1984.
[Candy76] J. Candy, W. Ninke, and B.
Wooley, “A per-channel A/D converter having 15-segment m-255 companding,” IEEE
Transactions on Communications, vol. 24, no. 1, Jan. 1976, pp. 33-42.
[Carr72] W. Carr and J. Mize, MOS/LSI
Design and Application,
[Celik02] M. Celik, L. Pileggi, and A.
Odabasioglu, IC Interconnect Analysis,
[Chan90] P. Chan and M. Schlag,
"Analysis and design of CMOS Manchester adders with variable
carry-skip," IEEE Trans. Computers, vol. 39, no. 8, Aug. 1990, pp.
983-992.
[Chandrakasan01] A. Chandrakasan, W. Bowhill,
and F. Fox, ed., Design of High-Performance Microprocessor Circuits,
[Chaney73] T. Chaney and C. Molnar,
“Anomalous behavior of synchronizer and arbiter circuits,” IEEE Trans.
Computers, vol. C-22, April 1973, pp. 421-422.
[Chaney83] T. Chaney, "Measured
flip-flop responses to marginal triggering," IEEE Trans. Computers,
vol. C-32, no. 12, Dec. 1983, pp. 1207-1209.
[Chang03] D. Chang and U. Moon, “A
1.4-V 25-MS/s pipelined ADC using opamp-reset switching technique,” JSSC,
vol. 38, no. 8, Aug. 2003, pp. 1401-1404.
[Chao89] H. Chao and C. Johnston,
“Behavior analysis of CMOS D flip-flops,” JSSC, vol. 24, no. 5, Oct.
1989, pp. 1454-1458.
[Chappell91] T. Chappell, B. Chappell, S.
Schuster, J. Allan, S. Klepner, R. Joshi, and R. Franch, "A 2-ns cycle,
3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture," JSSC,
vol. 26, no. 11, Nov. 1991, pp. 1577-1585.
[Cheng00y] Y. Cheng, C. Tsai, C. Teng,
and S. Kang, Electrothermal Analysis of VLSI Systems,
[Cheng99] Y. Cheng and C. Hu, MOSFET
Modeling & BSIM3 User’s Guide,
[Chern92] J. Chern, J. Huang, L. Arledge,
P. Li, and P. Yang,” Multilevel metal capacitance models for CAD design
synthesis systems,” IEEE Electron Device Letters, vol. 13, no. 1, Jan.
1992, pp. 32-34.
[Childs84] R. Childs, J. Crawford, D.
House, and R. Noyce, "A processor family for personal computers," Proc.
IEEE, vol. 72, no. 3, March 1984, pp. 363-376.
[Chillarige03] Y. Chillarige, S. Dubey, S.
Sompur, and B. Wong, "A 399ps arithmetic logic unit (ALU) implemented
using Propagate (P), Generate (G), and Kill (K) signals in push-pull style for
a next generation UltraSparc microprocessor," Proc. IEEE Custom
Integrated Circuits Conf., 2003.
[Chinnery02] D. Chinnery and K. Keutzer, Closing
the Gap Between ASIC and Custom: Tools and techniques
for high-performance ASIC design,
[Cho95] T. Cho and P. Gray, “A 10 b,
20 Msample/s, 35mW pipeline A/D converter,” JSSC, vol. 30, no. 3, March
1995, pp. 166-172.
[Choi97] J. Choi, L. Jang, S. Jung
and J. Choi, "Structured design of a 288-tap FIR filter by optimized
partial product tree compression," JSSC, vol. 32, no. 3, March
1997, pp. 468-476.
[Choudhury97] M. Choudhury and J. Miller,
"A 300 MHz CMOS microprocessor with multi-media technology," Proc.
IEEE Intl. Solid-State Circuits Conf., 1997, pp. 170-171.
[Chu86] K. Chu and D. Pulfrey,
“Design procedures for diffential cascode voltage switch circuits,” JSSC,
vol. SC-21, no. 6, Dec. 1986, pp. 1082-1087.
[Chu87] K. Chu and D. Pulfrey,
"A comparison of CMOS circuit techniques: differential cascode voltage
switch logic versus conventional logic," JSSC, vol. SC-22, no. 4,
Aug. 1987, pp. 528-532.
[Ciletti99] M. Ciletti, Modeling,
Synthesis, and Rapid Prototyping with the VERILOG HDL,
[Clark02] L. Clark, S. Demmons,
[Cobbold66] R. Cobbold, “Temperature
effects on M.O.S. transistors,” Electronics Letters, vol. 2, no. 6, June
1966, pp. 190-192.
[Cobbold70] R. Cobbold, Theory and
Application of Field Transistors,
[Collins01] P. Collins, M. Arnold, and
P. Avouris, "Engineering carbon nanotubes and nanotube circuits using
electrical breakdown," Science, vol. 292, 27 April 2001, pp.
706-709.
[Colwell95] R. Colwell and R. Steck,
"A 0.6 mm
BiCMOS processor with dynamic execution," Proc. IEEE Solid-State
Circuits Conf., 1995, pp. 176-177.
[Cortadella92] J. Cortadella and J.
Llabería, "Evaluation of A+B=K conditions without carry propagation,"
IEEE Trans. Computers, vol. 41, no. 11, Nov. 1992, pp. 1484-1487.
[Covino97] J. Covino, "Dynamic
CMOS circuit with noise immunity," US Patent 5,650,733, 1997.
[Crews03] M. Crews and Y.
Yuenyongsgool, "Practical design for transferring signals between clock
domains", EDN Magazine, Feb. 20, 2003, pp. 65-71.
[Curran02] B. Curran et al., "IBM
eServer z900 high-frequency microprocessor technology, circuits, and design
methodology," IBM J. Research and Development, vol. 46, no. 4/5,
July/Sept. 2002, pp. 631-644.
[Dabral98] S. Dabral and T. Maloney, Basic
ESD and I/O Design,
[Dadda65] L. Dadda, "Some schemes
for parallel multipliers," Alta Frequenza, vol. 34, no. 5, May
1965, pp. 349-356.
[Dally98] W. Dally and J. Poulton, Digital
Systems Engineering,
[Davari99] B. Davari, "CMOS
technology: present and future," Symp. VLSI Circuits Digest Tech.
Papers, 1999, pp. 5-10.
[Dekker90] R. Dekker, F. Beenker, and
L. Thijssen, "A realistic fault model and test algorithms for static
random access memories," IEEE Trans. Computer-Aided Design, vol. 9,
no. 6, June 1990, pp. 567-572.
[Deleganes02] D. Deleganes, J. Douglas, B.
Kommandur, and M. Patyra, "Designing a 3GHz, 130nm, Intel Pentium 4
processor," Symp. VLSI Circuits Digest Tech. Papers, 2002, pp.
130-133.
[Delgado-Frias00] J. Delgado-Frias and J.
Nyathi, “A high-performance encoder with priority lookahead,” IEEE Trans.
Circuits and Systems I, vol. 47, no. 9, Sept. 2000, pp. 1390-1393.
[Dennard68] R. Dennard,
"Field-effect transistor memory," US Patent 3,387,286, 1968.
[Dennard74] R. Dennard et al., “Design
of ion-implanted MOSFET's with very small physical dimensions”, JSSC,
vol. SC-9, no. 5, Oct. 1974, pp. 256-268.
[Dhanesha95] H. Dhanesha, K. Falakshahi,
and M. Horowitz, "Array-of-arrays architecture for parallel floating point
multiplication," Proc. Conf. Advanced Research in VLSI, 1995, pp.
150-157.
[Dike99] C. Dike and
[Dingwall79] A. Dingwall, “Monolithic
expandable 6 bit 20 MHz CMOS/SOS A/D converter,” JSSC, vol. SC-14, no.
6, Dec. 1979, pp. 926-932.
[Dingwall85] A. Dingwall and V. Zazzu,
“An 8-MHz CMOS subranging 8-bit A/D converter,” JSSC, vol. SC-20, no. 6,
Dec. 1985, pp. 1138-1143.
[Dobbalaere95] I. Dobbalaere, M. Horowitz,
and A. El Gamal, "Regenerative feedback repeaters for programmable
interconnect," JSSC, vol. 30, no. 11, Nov. 1995, pp. 1246-1253.
[Dobberpuhl92] D. Dobberpuhl et al., “A
200-MHz 64-b dual-issue CMOS microprocessor,” JSSC, vol. 27, no. 11,
Nov. 1992, pp. 1555-1867.
[Dobson95] J. Dobson and G. Blair,
"Fast two's complement VLSI adder design," Electronics Letters,
vol. 31, no. 20, Sept. 1995, pp. 1721-1722.
[Donnay03] S. Donnay and G. Gielen,
eds., Substrate Noise Coupling in Mixed-Signal ASICs,
[Donovan02] C. Donovan and M. Flynn, “A
“digital” 6-bit ADC in 0.25mm CMOS,” JSSC, vol. 37, no. 3, March 2002,
pp. 432-437.
[Doyle91] B. Doyle, B. Fishbein, and
K. Mistry, "NBTI-enhanced hot carrier damage in p-channel MOSFETs," Proc.
Intl. Electron Devices Meeting, 1991, pp. 529-532A.
[Draper97] D. Draper et al.,
"Circuit techniques in a 266-MHz MMX-enabled processor," JSSC,
vol. 32, no. 11, Nov. 1997, pp. 1650-1664.
[D'Souza96] G. D'Souza, "Dyanmic
logic circuit with reduced charge leakage," US Patent 5,483,181, 1996.
[Edwards93] B. Edwards, A. Corry, N.
Weste and C. Greenberg, "A single-chip video ghost canceller," JSSC,
vol. 28, no. 3, March 1993, pp. 379-383..
[Eichelberger78] E. Eichelberger and T.
Williams, "A logic design structure for LSI testability," J.
Design Automation and Fault Tolerant Computing, vol. 2, no. 2, May 1978,
pp. 165-178.
[Elmore48] W. Elmore, “The transient
response of damped linear networks with particular regard to wideband
amplifiers,” J. Applied Physics, vol. 19, no. 1, Jan. 1948, pp. 55-63.
[Ercegovac04] M. Ercegovac and T. Lang, Digital
Arithmetic,
[Estreich82] D. Estreich and R. Dutton,
“Modeling latch-up in CMOS integrated circuits,” IEEE Trans. Computer-Aided
Design, vol. CAD-1, no. 4, Oct. 1982, pp. 157-162.
[Faggin96] F. Faggin, M. Hoff, S.
Mazor, and M. Shima, "The history of the 4004," IEEE Micro,
vol. 16, no. 6, Dec. 1996, pp. 10-20.
[Fahim02] A. Fahim and M. Elmasry,
"Low-power high-performance arithmetic circuits and architectures," JSSC,
vol. 37, no. 1, Jan. 2002, pp. 90-94.
[Fetzer02] E. Fetzer, M. Gibson, A.
Klein, N. Calick, C. Zhu, E. Busta, and B. Mohammad, "A fully bypassed
six-issue integer datapath and register file on the Itanium-2
microprocessor," JSSC, vol. 37, no. 11, Nov. 2002, pp. 1433-1440.
[Flannagan85] S. Flannagan,
“Synchronization reliability in CMOS technology,” JSSC, vol. SC-20, no.
4, Aug. 1985, pp. 880-882.
[Flynn01] M. Flynn and S. Oberman, Advanced Computer Arithmetic Design,
[Foty96] D. Foty, MOSFET Modeling
with SPICE: Principles and Practices,
[Friedman84] V. Friedman and S. Liu,
“Dynamic logic CMOS circuits,” JSSC, vol. SC-19, no. 2, April 1984, pp.
263-266.
[Frohman69] D. Frohman-Bentchkowsky and
A. Grove, "Conductance of MOS transistors in saturation," IEEE
Trans. Electron Devices, vol. ED-16, no. 1, Jan. 1969, pp. 108-113.
[Frowerk77] R. Frowerk, "Signature
Analysis: A New Digital Field Service Method," Hewlett Packard Journal,
May 1977, pp. 2-8.
[Gajski83] D. Gajski and R. Kuhn, “New
VLSI tools,” Computer, vol. 16, no. 12, Dec. 1983, pp. 11-14.
[Galiay80] J. Galiay, Y. Crouzet, and
M. Verginiault, "Physical versus logical fault models MOS LSI circuits:
impact on their testability," IEEE Trans. Computers, vol. C-29, no.
6, June 1980, pp. 527-531.
[Gauthier02] C. Gauthier and B. Amick,
"Inductance: Implications and solutions for high-speed digital circuits:
the chip electrical interface," Proc. IEEE Intl. Solid-State Circuits
Conf., vol.2, 2002, pp. 565-565.
[Geannopoulos98] G. Geannopoulos and X. Dai,
"An adaptive digital deskewing circuit for clock distribution
networks," Proc. IEEE Intl. Solid-State Circuits Conf., 1998, pp.
400-401.
[Gelsinger01] P. Gelsinger,
"Microprocessors for the new millennium: challenges, opportunities, and
new frontiers," Proc. IEEE Intl. Solid-State Circuits Conf., 2001,
pp. 22-25.
[George96] S. George, A. Ott, and J.
Klaus, "Surface chemistry for atomic layer growth", J. Phys. Chem.,
vol. 100, 1996, pp. 13121-13131.
[Gerosa94] G. Gerosa et al., "A
2.2 W, 80 MHz superscalar RISC microprocessor," JSSC, vol. 29, no.
12, Dec. 1994, pp. 1440-1452.
[Gielis91] G. Gielis, R. van de Plassche, and J. van
Valburg, “A 540-MHz 10-b polar-to-cartesian converter,” JSSC, vol. 26,
no. 11, Nov. 1991, pp. 1645-1650.
[Gieseke97] B. Gieseke et al., "A
600-MHz superscalar RISC microprocessor with out-of-order execution," Proc.
IEEE Intl. Solid-State Circuits Conf., 1997, pp. 176-177, 451.
[Glasser85] L. Glasser and D.
Dobberpuhl, The Design and Analysis of VLSI
Circuits,
[Golden99] M. Golden et al., "A
seventh-generation x86 microprocessor," JSSC, vol. 34, no. 11, Nov.
1999, pp. 1466-1477.
[Golomb81] S. Golomb, Shift Register
Sequences, Revised Edition,
[Gonclaves83]
[Gonzalez96] R. Gonzalez and M. Horowitz,
"Energy dissipation in general purpose microprocessors," JSSC,
vol. 31, no. 9, Sept. 1996, pp. 1277-1284.
[Gray01] P. Gray, P. Hurst, S. Lewis,
and R. Meyer, Analysis and Design of Analog Integrated Circuits, 4th
ed.,
[Gray53] F. Gray, "Pulse code
communications," US Patent 2,632,058, 1953.
[Grayver98]
[Greenhill02] D. Greenhill, Design for
Reliability Tutorial, Proc. IEEE Intl. Solid-State Circuits Conf., 2002.
[Griffin83] W. Griffin and J.
Hiltebeitel, "CMOS 4-way XOR circuit," IBM Technical Disclosure
Bulletin, vol. 25, no. 11B, April 1983, pp. 6066-6067.
[Gronowski96] P. Gronowski et al., "A
433-MHz 64-b quad-issue RISC microprocessor," JSSC, vol. 31, no.
11, Nov. 1996, pp. 1687-1696.
[Gronowski98] P. Gronowski, W. Bowhill, R.
Preston, M. Gowan, and R. Allmon, "High-performance microprocessor
design," JSSC, vol. 33, no. 5, May 1998, pp. 676-686.
[Grosspietsch92] K. Grosspietsch,
"Associative processors and memories: a survey," IEEE Micro,
vol. 12, no. 3, June 1992, pp. 12-19.
[Grotjohn86] T. Grotjohn and B.
Hoefflinger, “Sample-set differntial logic (SSDL) for complex high-speed VLSI,”
JSSC, vol. SC-21, no. 2, April 1986, pp. 367-369.
[Gupta03] S. Gupta and V. Fong, “A
64-MHz clock-rate sigma-delta ADC with 88-dB SNDR and –105-dB IM3 distortion at
a 1.5-MHz signal frequency,” JSSC, vol. 37, no. 12, Dec. 2002, pp.
1653-1661.
[Gutierrez01] E. Gutierrez, J. Deen, and
C. Claeys (eds.), Low Temperature Electronics: Physics, Devices, Circuits,
and Applications,
[Gutnik00] V. Gutnik and A.
Chandrakasan, "Active GHz clock network using distributed PLLs," JSSC,
vol. 35, no. 11, Nov. 2000, pp. 1553-1560.
[Guyot87] A. Guyot
B. Hochet, and J. Muller, "A way to build efficient carry-skip
adders," IEEE Trans. Computers, vol. 36, no. 10, Oct. 1987, pp.
1144-1152.
[Guyot97] A. Guyot and S. Abou-Samra,
"Modeling power consumption in arithmetic operators," Microelectronic
Engineering, vol. 39, 1997, pp. 245-253.
[Hamming50] R. Hamming, "Error
Detecting and Error Correcting Codes," Bell Systems Technical Journal,
vol. 29, pp. 147-160.
[Hamzaoglu02] F. Hamzaoglu and M. Stan,
"Circuit-level techniques to control gate leakage for sub-100nm
CMOS," Proc. Intl. Symp. Low Power Electronics and Design, 2002,
pp. 60-63.
[Han87] T. Han and D. Carlson,
"Fast area-efficient VLSI adders," Proc. IEEE Symp. Computer
Arithmetic, 1987, pp. 49-56.
[Harame01a] D. Harame and B. Meyerson,
“The early history of IBM’s SiGe mixed signal technology,” IEEE Transactions
on Electron Devices, vol. 48, no. 11, Nov. 2001, pp. 2555-2567.
[Harame01b] D. Harame et al., “Current
status and future trends of SiGe BiCMOS technology,” IEEE Transactions on
Electron Devices, vol. 48, no. 11, Nov. 2001, pp. 2575-2594.
[Haring96] R. Haring
et al., "Self-resetting logic register and incrementer," Symp. VLSI Circuits Digest Tech.
Papers,
1996, pp. 18-19.
[Harrer02] H. Harrer et al.,
"First and second-level packaging for the IBM eServer z900," IBM
J. Research and Development, vol. 46, no. 4/5, July/Sept. 2002, pp.
397-420.
[Harris01a] D. Harris, Skew-Tolerant
Circuit Design,
[Harris01b] D. Harris and
[Harris03] D. Harris, "A taxonomy
of prefix networks," Proc 37th Asilomar Conf. Signals, Systems, and
Computers, 2003, pp. 2213-2217.
[Harris97] D. Harris and M. Horowitz,
"Skew-tolerant domino circuits," JSSC, vol. 32, no. 11, Nov.
1997, pp. 1702-1711.
[Harris99] D. Harris, M. Horowitz, and
D. Liu, "Timing analysis including clock skew," IEEE Trans.
Computer-Aided Design, vol. 18, no. 11, Nov. 1999, pp. 1608-1618.
[Harrison03] J. Harrison and N. Weste, “A
500 MHz CMOS anti-alias filter using feed-forward op-amps with local
common-mode feedback,” Proc. IEEE Intl. Solid-State Circuits Conf., Feb.
2003, pp. 132-133.
[Hashemian92] R. Hashemian and C. Chen,
"A new parallel technique for design of decrement/increment and two's
complement circuits," Proc. IEEE Midwest Symp. Circuits and Systems,
vol. 2, 1992, pp. 887-890.
[Hashimoto02] T. Hashimoto et al.,
“Integration of a 0.13-µm CMOS and a high performance self-aligned SiGe HBT
featuring low base resistance,” Proc. Intl. Electron Devices
Meeting, Dec. 2002, pp. 779-782.
[Hatamian86] M. Hatamian and G. Cash, “A
70-MHz 8-bit x 8-bit parallel pipelined multiplier in 2.5-mm CMOS,” JSSC, vol.
21, no. 4, Aug. 1986, pp. 505-513.
[Haykin00] S. Haykin, Digital
Communications,
[Hazucha00] P. Hazucha, C. Svensson, and
S. Wender, "Cosmic-ray soft error rate characterization of a standard 0.6-mm CMOS process," JSSC,
vol. 35, no. 10, Oct. 2000, pp. 1422-1429.
[Heald00] R. Heald et al., "A
third-generation SPARC v9 64-b microprocessor," JSSC, vol. 35, no.
11, Nov. 2000, pp. 1526-1538.
[Heald93] R. Heald and J. Holst,
"A 6-ns cycle 256 kb cache memory and memory management unit," JSSC,
vol. 28, no. 11, Nov. 1993, pp. 1078-1083.
[Heald98] R. Heald et al.,
"64-Kbyte sum-addressed-memory cache with 1.6-ns cycle and 2.6-ns
latency," JSSC, vol. 33, no. 11, Nov. 1998, pp. 1682-1689.
[Hedenstierna87] N. Hedenstierna and K.
Jeppson, “CMOS circuit speed and buffer optimization,” IEEE Trans.
Computer-Aided Design, vol. CAD-6, no. 2, March 1987, pp. 270-281.
[Heikes94] C. Heikes, "A 4.5mm2
multiplier array for a 200MFLOP pipelined coprocessor," Proc. IEEE
Intl. Solid-State Circuits Conf., 1994, pp. 290-291.
[Heller84] L. Heller, W.
[Hennessy90] J. Hennessy and D. Patterson,
Computer Architecture: A Quantitative Aproach,
[Hess94] C. Hess and L. Weiland,
“Drop in process control checkerboard test structure for efficient online
process characterization and defect problem debugging,” Proc. IEEE Int.
Conf. Microelectronic Test Structures, vol. 7, March, 1994, pp. 152-159.
[Hidaka89] H. Hidaka, K. Fujishima, Y.
Matsuda, M. Asakura, and T. Yoshihara, "Twisted bit-line architectures for
multi-megabit DRAM's," JSSC, vol. 24, no. 1, Feb. 1989, pp. 21-27.
[Hill68] C. Hill, "Noise margin
and noise immunity in logic circuits," Microelectronics, vol. 1,
April 1968, pp. 16-21.
[Hinton01] G. Hinton et al., "A
0.18-mm CMOS
IA-32 processor with a 4-GHz integer execution unit," JSSC, vol.
36, no. 11, Nov. 2001, pp. 1617-1627.
[Hisamoto98] D. Hisamoto et al., “A
folded-channel MOSFET for deep-sub-tenth micron era,” Tech. Digest Intl.
Electron Devices Meeting,
[Ho01] R. Ho K.
Mai, and M. Horowitz, "The future of wires," Proc. IEEE, vol.
89, no. 4, April 2001, pp. 490-504.
[Ho03a] R. Ho, K. Mai, and M.
Horowitz, "Efficient on-chip global interconnects," Symp. VLSI
Circuits Digest Tech. Papers, 2003, pp. 271-274.
[Ho03b] R. Ho, K. Mai, and M. Horowitz,
"Managing wire scaling: a circuit perspective," Proc. IEEE
Interconnect Technology Conf., 2003, pp. 177-179.
[Ho98] R. Ho, B. Amrutur, K. Mai,
B. Wilburn, T. Mori, and M. Horowitz, "Application of on-chip samplers for
test and measurement of integrated circuits," Symp. VLSI Circuits
Digest Tech. Papers, 1998, pp. 138-139.
[Hoeneisen72] B. Hoeneisen and C. Mead,
"Fundamental limitations in Microelectronics-I. MOS
technology," Solid-State Electronics, vol. 15, 1972, pp. 819-829.
[Hoeschele94] D. Hoeschele, Analog-to-Digital
and Digital-to-Analog Conversion Techniques,
[Hoppe90] B. Hoppe, G. Neuendorf, D.
Schmitt-Landsiedel, and W. Specks, "Optimization of high-speed CMOS logic
circuits with analytical models for signal delay, chip area, and dynamic power
dissipation," IEEE Trans. Computer-Aided Design, vol. 9, no. 3,
March 1990, pp. 236-247.
[Horowitz02] M. Horowitz, EE371 Course
Notes,
[Horowitz83] M. Horowitz and R. Dutton,
“Resistance extraction from mask layout data,” IEEE Trans. Computer-Aided
Design, vol. CAD-2, no. 3, July 1983, pp. 145-150.
[Horowitz87] M. Horowitz et al.,
"MIPS-X: a 20-MIPS peak, 32-bit microprocessor with on-chip cache," JSSC,
vol. SC-22, no. 5, Oct. 1987, pp. 790-799.
[Horstmann89] J. Horstmann, H. Eichel, and
R. Coates, "Metastability behavior of CMOS ASIC flip-flops in theory and
test," JSSC, vol. 24, no. 1, Feb. 1989, pp. 146-157.
[Hrishikesh02] M. Hrishikesh et al.,
"The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter
delays," Proc. Intl. Symp. Computer Architecture, 2002, pp. 14-24.
[Hsu91] W. Hsu, B. Sheu, and S.
Gowda, "Design of reliable VLSI circuits using simulation
techniques," JSSC, vol. 26, no. 3, March 1991, pp. 452-457.
[Hsu92] W. Hsu, B. Sheu,
[Hu90] Y. Hu and S. Chen, “GM_Plan:
A Gate Matrix Layout Algorithm Based on Artificial Intelligence Planning
Techniques,” IEEE Trans. Computer-Aided Design, vol. 9, no. 8, Aug.
1990, pp. 836-845.
[Hu92] C. Hu, “IC Reliability
Simulation,” JSSC, vol. 27, no. 3, March 1992, pp. 241-246.
[Hu95] C. Hu, K. Rodbell, T.
Sullivan, K. Lee, and D. Bouldin, "Electromigration and stress-induced
voiding in fine Al and Al-alloy thin-film lines," IBM J. Research and
Development, vol. 39, no. 4, July 1995, pp. 465-497.
[Huang00] Z. Huang and M. Ercegovac,
"Effect of wire delay on the design of prefix adders in deep-submicron
technology," Proc. 34th Asilomar Conf. Signals, Systems, and Computers,
vol. 2, 2000, pp. 1713-1717.
[Huang02] C. Huang, J. Wang and Y.
Huang, “Design of high-performance CMOS priority encoders and
incrementer/decrementers using multilevel lookahead and multilevel folding
techniques,” JSSC, vol. 37, no. 1, Jan. 2002, pp. 63-76.
[Huang03] X. Huang et al.,
"Loop-based interconnect modeling and optimization approach for
multigigahertz clock network design," JSSC, vol. 38, no. 3, March
2003, pp. 457-463.
[Huh98] Y. Huh, Y. Sung, and
[Huitema03] E. Huitema et al., “Plastic
transistors in active-matrix displays,” Proc. IEEE Intl. Solid-State
Circuits Conf., Feb. 2003, pp. 380-381.
[Hwang02] D. Hwang, F. Dengwei, A.
Willson, Jr, "A 400-MHz processor for the efficient conversion of
rectangular to polar coordinates for digital communications applications," Symp.
VLSI Circuits Digest Tech. Papers, June 2002, pp. 248-51.
[Hwang89] I. Hwang and A. Fisher,
"Ultrafast compact 32-bit CMOS adders in multiple-output domino
logic," JSSC, vol. 24, no. 2, April 1989, pp. 358-369.
[Hwang99a] W. Hwang, R. Joshi, and W.
Henkels, "A 500-MHz, 32-Word x 64-bit, eight-port self-resetting CMOS
register file," JSSC, vol. 34, no. 1, Jan. 1999, pp. 56-67.
[Hwang99b] W. Hwang, G. Gristede, P.
Sanda, S. Wang, and D. Heidel, "Implementation of a self-resetting CMOS
64-bit parallel adder with enhanced testability," JSSC, vol. 34,
no. 8, Aug. 1999, pp. 1108-1117.
[IEEE1076-02] IEEE Standard 1076-2002,
VHDL Language Reference Manual.
[IEEE1149.1-01] IEEE Standard 1149.1-2001,
[IEEE1164-93] IEEE Standard 1164-1993,
Multivalue Logic System for VHDL Model Interoperability (Std_logic_1164).
[IEEE1364-01] IEEE Standard 1364-2001,
Verilog Hardware Description Language.
[Ingino01] J. Ingino and V. von Kaenel,
"A 4-GHz clock system for a high-performance system-on-a-chip
design," JSSC, vol. 36, no. 11, Nov. 2001, pp. 1693-1698.
[Intel03] Intel Corporation, Microprocessor
Quick Reference Guide, http://www.intel.com/pressroom/kits/quickreffam.htm,
2003.
[Ismail99] Y. Ismail, E. Friedman, and
J. Neves, "Figures of merit to characterize the importance of on-chip
interconnect," IEEE Trans. VLSI, vol. 7, no. 4, Dec. 1999, pp.
442-449.
[Itoh01k] K. Itoh, VLSI Memory Chip
Design,
[Itoh01n] N. Itoh et al., “A 600-MHz
54 x 54-bit multiplier with rectangular-styled Wallace tree,” JSSC, vol.
36, no. 2, Feb. 2001, pp. 249-257.
[Jamal02] S. Jamal
et al., “A 10-b 120-Msample/s time-interleaved analog-to-digital converter with
digital background calibration,” JSSC, vol. 37, no. 12, Dec. 2002, pp.
1618-1627.
[Jayasumana91] A. Jayasumana, Y. Malaiya,
and R. Rajsuman," Design of CMOS circuits for stuck-open fault
testability," JSSC, vol. 26, no. 1, Jan. 1991, pp. 58-61.
[Jiang03] X. Jiang, Z. Wang, and F.
Chang, “A 2 GS/s 6 b ADC in 0.18mm CMOS,” Proc. IEEE Intl. Solid-State Circuits
Conf., Feb. 2003, pp.322-323.
[Ji-ren87] Y. Ji-ren, I. Karlsson, and
C. Svensson, "A true single-phase-clock dynamic CMOS circuit
technique," JSSC, vol. SC-22, no. 5, Oct. 1987, pp. 899-901.
[Johns96] D. Johns and K. Martin, Analog
Integrated Circuit Design,
[Johnson88] M. Johnson, “A symmetric
CMOS NOR gate for high-speed applications,” JSSC, vol. SC-23, no. 5,
Oct. 1988, pp. 1233-1236.
[Johnson91] B. Johnson, T. Quarles, A.
Newton, D. Pederson, A. Sangiovanni-Vincentelli, SPICE3 Version 3e User's
Manual, UC Berkeley, April 1991.
[Johnson93] H. Johnson and M. Graham, High-Speed
Digital Design: A Handbook of Black Magic,
[Josephson02] D. Josephson, "The
manic depression of microprocessor debug," Proc. Intl. Test Conf.,
2002, pp. 657-663.
[Juhnke95] T. Juhnke and H. Klar,
"Calculation of the soft error rate of submicron CMOS logic
circuits," JSSC, vol. 30, no. 7, July 1995, pp. 830-834.
[Jung01] S. Jung, S. Yoo, K. Kim, and
S. Kang, "Skew-tolerant high-speed (STHS) domino logic," Proc.
IEEE Intl. Symp. Circuits and Systems, 2001, pp. 154-157.
[Kamon94] M. Kamon, J. Tsuk, and J.
White, "FASTHENRY: a multipole-accelerated 3-D inductance extraction
program," IEEE Trans. Microwave Theory and Techniques, vol. 42, no.
9, Sept. 1994, pp. 1750-1758.
[Kang03] S. Kang and Y. Leblebici, CMOS
Digital Integrated Circuits, 3rd ed.,
[Kantabutra91] V. Kantabutra,
"Designing optimum carry-skip adders," Proc. IEEE Symp. Computer
Arithmetic, 1991, pp. 146-153.
[Kantabutra93] V. Kantabutra, "A
recursive carry-lookahead / carry-select hybrid adder," IEEE Trans. Computers,
vol. 42, no. 12, Dec. 1993, pp. 1495-1499.
[Kao01] J. Kao and A. Chandrasakan,
"MTCMOS sequential circuits," Proc. 27th European Solid-State
Circuits Conf., 2001, pp. 332-335.
[Kappes03] M. Kappes, “A 2.2-mW CMOS
bandpass continuous-time delta-sigma ADC with 68 dB of dynamic range and 1-MHz
bandwidth for wireless applications,” JSSC, vol. 38, no. 7, July 2003,
pp. 1098-1104.
[Karnik01] T. Karnik, B. Bloechel, K.
Soumyanath, V. De, and S. Borkar, "Scaling trends of cosmic rays induced
soft errors in static latches beyond 0.18m," Symp. VLSI Circuits Digest
Tech. Papers, 2001, pp. 61-62.
[Keeth01] B. Keeth and J. Baker, DRAM
Circuit Design: A Tutorial,
[Keshavarzi01] A. Keshavarzi et al.,
"Effectivness of reverse body bias for leakage control in scaled dual Vt
CMOS ICs," Proc. Intl. Symp. Low Power Electronics and Design,
2001, pp. 207-212.
[Keyes70] R. Keyes, E. Harris, and K.
Konnerth, "The role of low temperatures in the operation of logic
circuitry," Proc. IEEE, vol. 58, no. 12, Dec. 1970, pp. 1914-1932.
[Kielkowski95] R. Kielkowski, SPICE: Practical
Device Modeling,
[Kilburn59] T. Kilburn, D. Edwards, and
D. Aspinall, "Parallel addition in a digital computer - a new fast
carry," Proc. IEE, vol. 106B, 1959, pp. 460-464.
[Kim02y] Y. Kim et al., “50 nm gate
length logic technology with 9-layer Cu interconnects for 90 nm node SoC
applications,” Proc.
Intl. Electron Devices Meeting, 2002, p. 69.
[Kio01] S. Kio, L. McMurchie, and C.
Sechen, "Application of output prediction logic to differential
CMOS," Proc. IEEE Computer Society Workshop on VLSI, 2001, pp.
57-65.
[Klass99] F. Klass et al., "A new
family of semidynamic and dynamic flip-flops with embedded logic for
high-performance processors," JSSC, vol. 34, no. 5, May 1999, pp.
712-716.
[Klaus98] J. Klaus, A. Ott, A. Dillon,
and S. George, "Atomic layer controlled growth of Si3N4
films using sequential surface reactions", Surf. Sci., vol. 418, 1998, pp. L14-L19.
[Knebel98] D. Knebel et al., "Diagnosis and characterization
of timing-related defects by time-dependent light emission," IEEE Intl.
Test Conf., 1998, pp. 733-739.
[Knowles01] S. Knowles, "A family of
adders," Proc. IEEE Symp. Computer Arithmetic, 2001, pp. 277-284.
[Koenemann79] B. Koenemann, J. Mucha, and
G. Zwiehoff, "Built-in logic block observation techniques," Proc.
Intl. Test Conf., Oct. 1979, pp. 37-41.
[Kogge73] P. Kogge and H. Stone,
"A parallel algorithm for the efficient solution of a general class of
recurrence equations," IEEE Trans. Computers, vol. C-22, no. 8,
Aug. 1973, pp. 786-793.
[Kong01w] W. Kong, R. Venkatraman, R.
Castagnetti, F. Duan, and S. Ramesh, "High-density and high-performance
6T-SRAM for system-on-chip in 130 nm CMOS technology," Tech. Digest
Symp. VLSI Technology, 2001, pp. 105-106.
[Koren02] I. Koren, Computer
Arithmetic Algorithms, 2nd ed.,
[Kovacs98] G. Kovacs, Micromachined
Transducers Sourcebook,
[Kozu96] S. Kozu et al., "A 100
MHz 0.4W RISC processor with 200 MHz multiply-adder, using pulse-register
technique," Proc. IEEE Intl. Solid-State Circuits Conf., 1996, pp.
140-141.
[Krambeck82] R. Krambeck, C. Lee, and H.
Law, “High speed compact circuits with CMOS,” JSSC, vol. SC-17, no. 3,
June 1982, pp. 614-619.
[Kumar01] R. Kumar, "Interconnect
and noise immunity design for the Pentium 4 processor," Intel
Technology Journal, vol. 5, no. 1, Q1 2001, pp. 1-12.
[Kumar94] R. Kumar, "ACMOS: an
adaptive CMOS high performance logic," Electronics Letters, vol.
30, no. 6, March 1994, pp. 483-484.
[Kuo01] J. Kuo and S. Lin, Low-Voltage
SOI CMOS VLSI Devices and Circuits,
[Kurd01] N. Kurd, J. Barkatullah, R.
Dizon, T. Fletcher, and P. Madland, "A multigigahertz clocking scheme for
the Pentium 4 microprocessor," JSSC, vol. 36, no. 11, Nov. 2001,
pp. 1647-1653.
[Kuroda96] T. Kuroda et al., "A
0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D discrete cosine transform core
processor with variable threshold-voltage (VT) scheme," JSSC, vol.
31, no. 11, Nov. 1996, pp. 1770-1779.
[Ladner80] R. Ladner and M. Fischer,
"Parallel prefix computation," J. ACM, vol. 27, no. 4, Oct.
1980, pp. 831-838.
[Lai97] F. Lai and
[Lakshmanan01] A. Lakshmanan and R.
Sridhar, "Input controlled refresh for noise tolerant dynamic
circuits," Proc. 14th IEEE Intl. ASIC/SOC Conf., 2001, pp. 129-133.
[Larsson94] P. Larsson and C. Svensson,
"Impact of clock slope on true single phase clocked (TSPC) CMOS
circuits," JSSC, vol. 29, no. 6, June 1994, pp. 723-726.
[Larsson97] P. Larsson, "Parasitic
resistance in an MOS transistor used as on-chip decoupling capactance," JSSC,
vol. 32, no. 4, April 1997, pp. 574-576.
[Lasserre99] F. Lasserre et al., "Laser beam
backside probing of CMOS integrated circuits," Microelectronics and
Reliability, June 1999, vol. 39, no. 6, pp. 957-961.
[Leblebici96] Y. Leblebici, "Design
considerations for CMOS digital circuits with improved hot-carrier
reliability," JSSC, vol. 31, no. 7, July 1996, pp. 1014-1024.
[Lee02] S. Lee and H. Yoo,
"Race logic architecture (RALA): a novel logic concept using the race
scheme of input variables," JSSC, vol. 37, no. 2, Feb. 2002, pp.
191-201.
[Lee04] T. Lee, The
Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed.,
[Lee86] C. Lee and
[Lee92] K. Lee and M. Breuer,
"Design and test rules for CMOS circuits to facilitate IDDQ testing of
bridging faults," IEEE Trans. On CAD of Integrated circuits, vol.
11, no. 5, May 1992, pp. 659-670.
[Lee98] M. Lee, "A multilevel
parasitic interconnect capacitance modeling and extraction for reliable VLSI
on-chip clock delay evaluation," JSSC, vol. 33, no. 4, April 1998,
pp. 657-661.
[Lehman61] M. Lehman and
[Leighton92] F. Leighton, Introduction
to Parallel Algorithms and Architectures: Arrays; Trees; Hypercubes, San
Francisco: Morgan Kaufmann, 1992.
[Leung02] B. Leung, VLSI for
Wireless Communication,
[Lev95] L. Lev et al., "A 64-b
microprocessor with multimedia support," JSSC, vol. 30, no. 11,
Nov. 1995, pp. 1227-1238.
[Li03] Y. Li and E.
Sanchez-Sinencio, “A wide input bandwidth 7-bit 300-Msample/s folding and
current-mode interpolating ADC,” JSSC, vol. 38, no. 8, Aug. 2003,
pp.1405-1410.
[Liew90] B. Liew, N. Cheung, and C.
Hu, "Projecting interconnect electromigration lifetime for arbitrary
current waveforms," IEEE Trans. Electron Devices, vol. 37, no. 5,
May 1990, pp. 1343-1351.
[Lim72] R. Lim, "A barrel
switch design," Computer Design, Aug. 1972, pp. 76-78.
[Lin83] S. Lin and D. Costello, Error
Control Coding: Fundamentals and Applications,
[Lin91] Y. Lin, B. Kim and P. Gray,
“A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-mm CMOS,” JSSC, vol.
26, no. 4, April 1991, pp. 628-636.
[Ling81] H. Ling, "High-speed
binary adder," IBM J. Research and Development, vol. 25, no. 3, May
1981, pp. 156-166.
[Liu01] X. Liu, C. Lee, C. Zhou, and
J. Han, “Carbon nanotube field-effect inverters,” Appl. Phys. Letters, vol. 79, no. 20,
Nov. 2001, pp.3329-3331
[Lohstroh79] J. Lohstroh, "Static
and dynamic noise margins of logic circuits," JSSC, vol. SC-14, no.
3, June 1979, pp. 591-598.
[Lohstroh83] J. Lohstroh, E. Seevinck,
and J. de Groot, "Worst-case static noise margin criteria for logic
circuits and their mathematical equivalence," JSSC, vol. SC-18, no.
6, Dec. 1983, pp. 803-807.
[Lovett98] S. Lovett, M. Welten, A.
Mathewson, and B. Mason, "Optimizing MOS transistor mismatch," JSSC,
vol. 33, no. 1, Jan. 1998, pp. 147-150.
[Lu88b] S. Lu, "Implementation
of iterative networks with CMOS differential logic," JSSC, vol. 23,
no. 4, Aug. 1988, pp. 1013-1017.
[Lu91] S. Lu and M. Ercegovac,
"Evaluation of two-summand adders implemented in ECDL CMOS differential
logic," JSSC, vol. 26, no. 8, Aug. 1991, pp. 1152-1160.
[Lu93] F. Lu, H. Samueli, J.Yuan,
C. Svensson, "A 700 MHz 24-b pipelined accumulator in 1.2-μm CMOS for
application as a numerically controlled oscillator," JSSC, vol. 28,
no. 8, Aug 1993, pp.
878-886.
[Lu93b] F. Lu and H. Samueli,
"A 200-MHz CMOS pipelined multiplier-accumulator using a quasi-domino dynamic
full-adder cell design," JSSC, vol. 28, no. 2, Feb. 1993, pp.
123-132.
[Lynch91] T. Lynch and E.
Swartzlander, "The redundant cell adder," Proc. IEEE Symp.
Computer Arithmetic, 1991, pp. 165-170.
[Lynch92] T. Lynch and E.
Swartzlander, "A spanning tree carry lookahead adder," IEEE Trans.
Computers, vol. 41, no. 8, Aug. 1992, pp. 931-939.
[Lyon87] R. Lyon and R. Schediwy,
"CMOS static memory with a new four-transistor memory cell," Proc.
Advanced Research in VLSI, March 1987, pp. 111-132
[Ma98] T. Ma, "Making silicon
nitride film a viable gate dielectric," IEEE Trans. Electron Devices,
vol. 45, no. 3, March 1998, pp. 680-690.
[MacSorley61] O. MacSorley, “High-Speed
arithmetic in binary computers,” Proc. IRE, vol. 49, part 1, Jan. 1961,
pp. 67-91.
[Mahalingam85] M. Mahalingam, “Thermal management in
semiconductor device packages,” Proc. IEEE Custom Integrated Circuits Conf.,
1985, pp. 46-49.
[Maier97] C. Maier et al., "A
533-MHz BiCMOS superscalar RISC microprocessor," JSSC, vol. 32, no.
11, Nov. 1997, pp. 1625-1634.
[Majerski67] S. Majerski, "On
determination of optimal distributions of carry skips in adders," IEEE
Trans. Electronic Computers, vol. EC-16, no. 1, 1967, pp. 45-58.
[Maluf00] N. Maluf, An Introduction to Microelectromechanical Systems
Engineering,
[Maneatis96] J. Maneatis,
"Low-jitter process-independent DLL and PLL based on self-baised
techniques," JSSC, vol. 31, no. 11, Nov. 1996, pp. 1723-1732.
[Maneatis03] J. Maneatis, I. McClatchie, J. Maxey, and M. Shankaradas,
"Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock
generator PLL," JSSC, vol. 38, no. 11, Nov. 2003, pp. 1795-1803.
[Mathew03] S. Mathew, M. Anders, R.
Krishnamurthy, and S. Borkar, "A 4-GHz 130-nm address generation unit with
32-bit sparse-tree adder core," JSSC, vol. 38, no. 5, May 2003, pp.
689-695.
[Matsui94] M. Matsui et al., "A
200 MHz 13 mm2 2-D DCT macrocell using sense-amplifier pipeline
flip-flop scheme," JSSC, vol. 29, no. 12, Dec. 1994, pp. 1482-1490.
[May79] T. May and M. Woods,
"Alpha-particle-induced soft errors in dynamic memories," IEEE
Trans. Electron Devices, vol. ED-26, no. 1, Jan. 1979, pp. 2-9.
[McMurchie00] L. McMurchie,
[Mead80] C. Mead and L. Conway, Introduction
to VLSI Systems,
[Mehta99] G. Mehta, D. Harris, and D.
Singh, "Pulsed Domino Latches," US Patent 5,880,608, 1999.
[Meier99] N. Meier, T. Marieb, P.
Flinn, R. Gleixner, and J. Bravman, "In-situ studies of electromigration
voiding in passivated copper interconnects," AIP Conf. Proc. 491,
Fifth Intl. Workshop on Stress-Induced Phenomena in Metallization, June 1999,
p. 180.
[Meijs84] N. van der Meijs, J.
Fokkema, "VLSI circuit reconstruction from mask topology," Integration,
The VLSI Journal, vol. 2, no. 2, June 1984, pp.
85-119.
[Melly01] T. Melly, A. Porret, C. Enz,
and E. Vittoz, “An analysis of flicker noise rejection in low-power and
low-voltage CMOS mixers,” JSSC, vol. 36, no. 1, Jan. 2001, pp. 102-109.
[Merchant01] S. Merchant, S. Kang, M.
Sanganeria, B. van Schravendijk, and T. Mountsier, “Copper interconnects for
semiconductor devices,” JOM: Journal
of the Minerals, Metals, and Materials Society, vol. 53, no. 6, June 2001,
pp. 43-48
[Messerschmitt90] D. Messerschmitt,
"Synchronization in digital system design," IEEE J. Selected Areas
Communications, vol. 8, no. 8, Oct. 1990, pp. 1404-1419.
[Mezhiba03] A. Mezhiba and E. Friedman, Power
Distribution Networks in High Speed Integrated Circuits,
[Miller00] R. Miller et al., “The
development of 157nm small field and mid-field microsteppers,” Proc. SPIE,
vol. 4000, Optical Microlithography XIII, Christopher J. Progler ed., 2000, pp.
567-578.
[Miyatake01] H. Miyatake, M. Tanaka, and
Y. Mori, "A design for high-speed low-power CMOS fully parallel
content-addressable memory macros," JSSC, vol. 36, no. 6, June
2001, pp. 956-968.
[Mizuno94] T. Mizuno, J. Okumtura, and
A. Toriumi, "Experimental study of threshold voltage fluctuation due to
statistical variation of chanel dopant number in MOSFET's," IEEE Trans.
Electron Devices, vol. 41, no. 11, Nov. 1994, pp. 2216-2221.
[Moazzami90] R. Moazzami and C. Hu,
"Projecting gate oxide reliability and optimizing reliability
screens," IEEE Trans. Electron Devices, vol. 37, no. 7, July 1990,
pp. 1643-1650.
[Montanaro96] J. Montanaro et al., "A
160-MHz, 32-b, 0.5-W CMOS RISC microprocessor," JSSC, vol. 31, no.
11, Nov. 1996, pp. 1703-1714.
[Moore03] G. Moore, "No
exponential is forever: but 'forever' can be delayed!" Proc. IEEE Intl.
Solid-State Circuits Conf., 2003, pp. 1-19.
[Moore65] G. Moore, “Cramming more
components onto integrated circuits,” Electronics, vol. 38, no. 8, April
1965.
[Morgan59] C. Morgan and D. Jarvis,
"Transistor logic using current switching routing techniques and its
application to a fast carry-propagation adder, Proc. IEE, vol. 106B,
1959, pp. 467-468.
[Morrison61] P. Morrison and E. Morrison,
eds., Charles Babbage: On the Principles and Development of the Calculator,
[Mortezapour00]
[Morton02] S. Morton, "Inductance:
Implications and solutions for high-speed digital circuits," Proc. IEEE
Intl. Solid-State Circuits Conf., vol. 2 ,
Feb 2002, pp. 554 - 557.
[Morton99] S. Morton, "On-chip
inductance issues in multiconductor systems," Proc. Design Automation
Conf., 1999, pp. 921-926.
[Mou90] Z. Mou and F. Jutand, “A
class of close-to-optimum adder trees allowing regular and compact layout,” Proc.
IEEE Intl. Conf. Computer Design, 1990, pp. 251-254.
[Mule02] A. Mule,
[Muller03] R. Muller, T. Kamins, and M.
Chan, Device Electronics for Integrated Circuits, 3rd ed.,
[Murabayashi96] F. Murabayashi et al.,
"2.5 V CMOS circuit techniques for a 200 MHz superscalar RISC
processor," JSSC, vol. 31, no. 7, July 1996, pp. 972-980.
[Murphy80] B. Murphy, "Unified
field-effect transistor theory including velocity saturation," JSSC,
vol. SC-15, no. 3, June 1980, pp. 325-327.
[Mutoh95] S. Mutoh et al., "1-V
power supply high-speed digital circuit technology with multithreshold-voltage
CMOS," JSSC, vol. 30, no. 8, Aug. 1995, pp. 847-854.
[Nabors92] K. Nabors, S. Kim, and J.
White, "Fast capacitance extraction of general three-dimensional
structures," IEEE Trans. Microwave Theory and Techniques, vol. 40,
no. 7, July 1992, pp. 1496-1506.
[Nadig77] H. Nadig, "Signature
analysis - concepts, examples and guidelines," Hewlett Packard Journal,
vol. 28, no. 9, May 1977, pp. 15-21.
[Naffziger02] S. Naffziger, G.
Colon-Bonet, T. Fischer, R. Riedlinger, T. Sullivan, and T. Grutkowski,
"The implemetnation of the Itanium 2 microprocessor," JSSC,
vol. 37, no. 11, Nov. 2002, pp. 1448-1460.
[Naffziger96] S. Naffziger, "A
subnanosecond 0.5mm 64b adder design," Proc. IEEE Intl. Solid-State Circuits Conf.,
1996, pp. 362-363.
[Naffziger98] S. Naffziger, "High
speed addition using Ling's equations and dynamic CMOS logic," US Patent
5,719,803, 1998.
[Nagel75] L. Nagel, SPICE2: a
computer program to simulate semiconductor circuits, Memo ERL-M520, Dept.
of Electrical Engineering and Computer Science,
[Nair78] R. Nair, S. Thatte, and J.
Abraham, "Efficient algorithms for testing semiconductor random-access
memories," IEEE Trans. Computers, vol. C-27, no. 6, June 1978, pp.
572-576.
[Nalamalpu02] A. Nalamalpu, S. Srinivasan,
and W. Burleson, "Boosters for driving long onchip interconnects - design
issues, interconnect synthesis, and comparison with repeaters," IEEE
Trans. Computer-Aided Design, vol. 21, no. 1, Jan. 2002, pp. 50-62.
[Nambu98] H. Nambu et al., "A
1.8-ns access, 550-MHz, 4.5-Mb CMOS SRAM," JSSC, vol. 33, no. 11,
Nov. 1998, pp. 1650-1658.
[Narayanan96] V. Narayanan, B. Chappell,
and B. Fleischer, "Static timing analysis for self-resetting
circuits," Proc. Intl. Conf. Computer-Aided Design, 1996, pp.
119-126.
[Narendra01] S. Narendra, S. Borkar, V.
De, D. Antoniadis, and A. Chandrakasan, "Scaling of stack effect and its
application for leakage reduction," Proc. Intl. Symp. Low Power Electronics
and Design, 2001, pp. 195-200.
[Narendra03] S. Narendra, A. Keshavarzi,
B. Bloechel, S. Borkar, and V. De, "Forward body bias for microprocessors
in 130-nm technology generation and beyond," JSSC, vol. 38, no. 5,
May 2003, pp. 696-701.
[Narendra99] S. Narendra, D. Antoniadis,
and V. De, "Impact of using adaptive body bias to compensate die-to-die Vt variation on within-die Vt variation," Proc.
Intl. Symp. Low Power Electronics and Design, 1999, pp. 229-232.
[Nauta95] B. Nauta and A. Venes, “A
70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter,” JSSC,
vol. 30, no. 12, Dec. 1995, pp. 1302-1308.
[Ng96] P. Ng, P. Balsara, and D.
Steiss, "Performance of CMOS differential circuits," JSSC,
vol. 31, no. 6, June 1996, pp. 841-846.
[Nikolić00] B. Nikolić, V.
Oklobdžija, V. Stojanović, W. Jia, J. Chiu, and M. Leung, "Improved
sense-amplifier-based flip-flop: design and measurements," JSSC,
vol. 35, no. 6, June 2000, pp. 876-884.
[Noice83] D. Noice, A clocking
discipline for two-phase digital integrated circuits, Stanford University
Technical Report, Jan. 1983.
[Nowak02] E. Nowak, “Maintaining the
benefits of CMOS scaling when scaling bogs down,” IBM J. Research and
Development, vol. 46, no. 2/3, March/May 2002, pp. 169-180
[Nowka98] K. Nowka and T. Galambos,
"Circuit design techniques for a gigahertz integer microprocessor," Proc.
Intl. Conf. Computer Design, 1998, pp. 11-16.
[Ohkubo95] N. Ohkubo et al., “A 4.4 ns
CMOS 54 x 54-b multiplier using pass-transistor multiplexer,” JSSC, vol.
30, no. 3, March 1995, pp. 251-257.
[Oklobdžija85] V. Oklobdžija and E. Barnes,
"Some optimal schemes for ALU implementation in VLSI technology,"
Proc. IEEE Symp. Comp. Arithmetic, 1985.
[Oklobdžija86] V. Oklobdžija and R.
Montoye, "Design-performance trade-offs in CMOS-domino logic," JSSC,
vol. SC-21, no. 2, April 1986, pp. 304-309.
[Ortiz-Conde02] A. Ortiz-Conde, F. Sánchez,
J. Liou, A. Cerdeira, M. Estrada, and Y. Yue, "A review of recent MOSFET
threshold voltage extraction methods," Microelectronics Reliability,
vol. 42, 2002, pp. 583-596.
[Oshawa87] T. Oshawa et al., "A
60-ns 4-Mbit CMOS DRAM with built-in self-test function," JSSC,
vol. SC-22, no. 5, Oct. 1987, pp. 663-668.
[Paik96] W. Paik, H. Ki, and S. Kim,
"Push-pull pass-transistor logic family for low voltage and low
power," Proc. 22nd European Solid-State Circuits Conf., 1996, pp.
116-119.
[Parameswar96] A. Parameswar, H. Hara, and
T. Sakurai, "A swing restored pass-transistor logic-based multiply and
accumulate circuit for multimedia applications," JSSC, vol. 31, no.
6, June 1996, pp. 804-809.
[Paraskevopoulos87] D. Paraskevopoulos and C.
Fey, "Studies in LSI technology economics III: design schedules for
application-specific integrated circuits," JSSC, vol. SC-22, no. 2,
April 1987, pp. 223-229.
[Parhami00] B. Parhami, Computer
Arithmetic Algorithms and Hardware Designs,
[Parihar01] S. Parihar et al., "A
high density 0.10 mm CMOS technology using low K dielectric and copper interconnect," Proc.
Intl. Electron Devices Meeting, 2001, pp. 11.4.1-11.4.4.
[Park99] J. Park, J. Lee, and W. Kim,
"Current sensing differential logic: a CMOS logic for high reliability and
flexibility," JSSC, vol. 34, no. 6, June 1999, pp. 904-908.
[Parker03] K. Parker, The Boundary-Scan Handbook,
[Partovi94] H. Partovi and D. Draper,
"A regenerative push-pull differential logic family," Proc. IEEE
Intl. Solid-State Circuits Conf., 1994, pp. 294-295.
[Partovi96] H. Partovi et al.,
"Flow-through latch and edge-triggered flip-flop hybrid elements," Proc.
IEEE Intl. Solid-State Circuits Conf., 1996, pp. 138-139.
[Pasternak87] J. Pasternak, A. Shubat, and
C. Salama, "CMOS differential pass-transistor logic design," JSSC,
vol. SC-22, no. 2, April 1987, pp. 216-222.
[Pasternak91] J. Pasternak and C. Salama,
"Design of submicrometer CMOS differential pass-transistor logic
circuits," JSSC, vol. 26, no. 9, Sept. 1991, pp. 1249-1258.
[Patterson04] D. Patterson and J.
Hennessy, Computer Organization and Design, 3rd ed.,
[Paul02] B. Paul and K. Roy. Testing
cross-talk induced delay faults in static CMOS circuit through dynamic timing
analysis. Proc. Intl. Test Conf., Oct. 2002, pp. 384-390.
[Pelgrom89] M. Pelgrom, A. Duinmaijer,
and A. Welbers, "Matching properties of MOS transistors," JSSC,
vol. 24, no. 5, Oct. 1989, pp. 1433-1440.
[Peng02] C. Peng et al., “A 90 nm
generation copper dual damascene technology with ALD TaN barrier”, Tech.
Digest Intl. Electron Devices Meeting, Dec. 2002, pp. 603-606.
[Penney72] W. Penney and L. Lau, MOS
Integrated Circuits,
[Petegem94] W. van Petegem, B.
Geeraerts, W. Sansen, and B. Graindourze, "Electrothermal simulation and
design of integrated circuits," JSSC, vol. 29, no. 2, Feb. 1994,
pp. 143-146.
[Pfennings85] L. Pfennings, W. Mol, J.
Bastiens, and J. van Dijk, “Differential split-level CMOS logic for
subnanosecond speeds,” JSSC, vol. SC-20, no. 5, Oct. 1985, pp.
1050-1055.
[Pihl98] J. Pihl, "Single-ended
swing restoring pass transistor cells for logic synthesis and
optimization," Proc. IEEE Intl. Symp. Circuits and Systems, vol. 2,
1998, pp. 41-44.
[Piña02] C. Piña, "Evolution of
the MOSIS VLSI educational program," Proc. Electronic Design, Test, and
Applications Workshop, 2002, pp. 187-191.
[Poulton03] K. Poulton et al., “A 20Gs/s
8 b ADC with a 1 MB Memory in 0.18mm CMOS,” Proc. IEEE Solid-State Circuits
Conf., Feb. 2003, pp. 318-319.
[Pretorius86] J. Pretorius, A. Shubat, and
A. Salama, "Latched domino CMOS logic," JSSC, vol. SC-21, no.
4, Aug. 1986, pp. 514-522.
[Price95] D. Price, "Pentium FDIV
flaw - lessons learned," IEEE Micro, vol. 15, no. 2, April 1995, pp.
86-88.
[Prince99] B. Prince, High
Performance Memories: New Architecture DRAMs and SRAMs - Evolution and Function,
[Proebsting91] R. Proebsting, "Speed
enhancement technique for CMOS circuits," US Patent 4,985,643, 1991.
[Promizter01] G. Promitzer, “12-bit
low-power fully differential switched capacitor noncalibrating successive
approximation ADC with 1MS/s,” JSSC, vol. 36, no. 7, July 2001, pp.
1138-1143.
[Quader94] K. Quader, E. Minami, W.
Huang, P. Ko, and C. Hu, "Hot-carrier-reliability design guidelines for
CMOS logic circuits," JSSC, vol. 29, no. 3, March 1994, pp.
253-262.
[Rabaey03] J. Rabaey, A. Chandrakasan,
and B. Nikolic, Digital Integrated Circuits, 2nd Ed., Upper Saddle
River, NJ: Prentice Hall, 2003.
[Razavi98] B. Razavi, RF
Microelectronics,
[Reddy02] V. Reddy et al.,
"Impact of negative bias temperature instability on digital circuit
reliability," Proc. 40th IEEE Intl. Reliability Physics Symp.,
2002, pp. 248-254.
[Restle01] P. Restle et al., "A
clock distribution network for microprocessors," JSSC, vol. 36, no.
5, May 2001, pp. 792-799.
[Restle98] P. Restle and A. Deutsch,
"Designing the best clock distribution network," Symp. VLSI
Circuits Digest Tech. Papers, 1998, pp. 2-5.
[Riordan97] M. Riordan and L. Hoddeson, Crystal
Fire: The Invention of the Transistor and the Birth of the Information Age,
[Rodgers89] B. Rodgers and C. Thurber,
“A Monolithic ±5½-digit BiMOS A/D converter”, JSSC, vol. 24, no. 3, June
1989, pp. 617-626.
[Rotella02] F. Rotella, V. Blaschke, and
D. Howard, “A broad-band scalable lumped-element inductor model using analytic
expressions to incorporate skin effect, substrate loss, and proximity effect,” Tech.
Digest Intl. Electron Devices Meeting, Dec. 2002, pp. 471-474.
[Ruehli73] A. Ruehli and P. Brennan,
“Efficient capacitance calculations for three-dimensional multiconductor
systems,” IEEE Trans. Microwave Theory and Techniques, vol. MTT-21, No.
2, Feb. 1973, pp. 76-82.
[Rusu00] S. Rusu and G. Singer,
"The first IA-64 microprocessor," JSSC, vol. 35, no. 11, Nov.
2000, pp. 1539-1544.
[Rusu03] S. Rusu, J. Stinson, S. Tam,
J. Leung, H. Muljono, and B. Cherkauer, "A 1.5-GHz 130-nm Itanium 2
processor with 6-MB on-die L3 cache," JSSC, vol. 38, no. 11, Nov.
2003, pp. 1887-1895.
[Ryan01] P. Ryan et al., "A
single chip PHY COFDM modem for IEEE 802.11a with integrated ADCs and
DACs," Proc. IEEE Intl. Solid-State Circuits Conf., 2001, pp.
338-339, 463.
[Rzepka98] S. Rzepka, K. Banerjee, E.
Meusel, and C. Hu, "Characterization of self-heating in advanced VLSI
interconnect lines based on thermal finite element simulation," IEEE
Trans. Components, Packaging, and Manufacturing Technology - Part A, vol.
21, no. 3, Sept. 1998, pp. 406-411.
[Sah64] C. T. Sah, “Characteristics
of the Metal-Oxide-Semiconductor Transistors,” IEEE Trans. Electron Devices,
ED-11, July 1964, pp. 324-345.
[Saint02] C. Saint and J. Saint, IC
Mask Design: Essential Layout Techniques,
[Sakurai83] T. Sakurai,
"Approximation of wiring delay in MOSFET LSI," JSSC, vol.
SC-18, no.4, Aug. 1983, pp. 418-426.
[Sakurai86] T. Sakurai, K. Nogami, M.
Kakumu, and T. Iizuka, “Hot-carrier generation in submicrometer VLSI
environment,” JSSC, vol. SC-21, no. 1, Feb. 1986, pp. 187-192.
[Sakurai90] T. Sakurai and R. Newton,
“Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and
Other Formulas,” JSSC, vol. 25, no. 2, April 1990, pp. 584-594.
[Samavati98] H. Samavati, A. Hajimiri, A.
Shahani, G. Nazzerbakht, and T. Lee, "Fractal capacitors," JSSC,
vol. 33, no. 12, Dec. 1998, pp. 2035-2041.
[Santoro89] M. Santoro, Design and
Clocking of VLSI Multipliers, Ph.D. Thesis,
[Sauerbrey02] J. Sauerbrey, T. Tille, D.
Schmitt-Landsiedel and R. Thewes, “A 0.7-V MOSFET-only switched-opamp sigma
delta modulator in standard digital CMOS technology,” JSSC, vol. 37, no.
12, Dec. 2002, pp. 1662-1669.
[Sauerbrey03] J. Sauerbrey, D.
Schmitt-Landsiedel and R. Thewes, “A 0.5V 1-mW successive approximation ADC,” JSSC,
vol. 38, no. 7, July 2003, pp. 1261-1265.
[Schellenberg03] F. Schellenberg, "A
little light magic," IEEE Spectrum, vol. 40, no. 9, Sept. 2003, pp.
34-39.
[Schmitt38] O.H. Schmitt, "A
thermionic trigger," J. Scientific Instruments, vol. 15, Jan. 1938,
pp. 24-26.
[Scholtens02] P. Scholtens and M.
Vertregt, “A 6-b 1.6-Gsample/s flash ADC in 0.18 mm CMOS using averaging
termination,” JSSC, vol. 37, no. 12, Dec. 2002, pp. 1599-1609.
[Schultz90] K. Schultz, R. Francis and
K. Smith, “Ganged CMOS: trading standby power for speed,” JSSC, vol.
SC-25, no. 3, June 1990, pp. 870-873.
[Schultz95] K. Schultz and P. Gulak,
"Architectures for large-capacity CAMs," Integration, vol. 18,
no. 2-3, 1995, pp. 151-171.
[Schutten03] R. Schutten, T. Fitzbatrick,
"Design for verification - blueprint for productivity and product
quality," Synopsys white paper, 2003.
[Seeds67] R. Seeds, "Yield and
cost analysis of bipolar LSI," Intl. Electron Device Meeting, Oct.
1967.
[Shahidi02] G. Shahidi, "SOI
technology for the GHz era," IBM J. Research and Development, vol.
46, no. 2/3, March/May 2002, pp. 121-131.
[Sharma00] http://www.free-ip.com/cordic/
[She02] M. She et al., "JVD
silicon nitride as tunnel dielectric in p-channel flash memory," IEEE
Electron Device Letters, vol. 23, no. 2, Feb. 2002, pp. 91-93.
[Shepard99] K. Shepard, V. Narayanan,
and R. Rose, "Harmony: static noise analysis of deep submicron digital
integrated circuits," IEEE Trans. Computer-Aided Design, vol. 18,
no. 8, Aug. 1999, pp. 1132-1150.
[Sheu87a] B. Sheu and P. Ko, “Measurement and modeling of short-channel MOS
transistor gate capacitances,” JSSC, vol. SC-22, no. 3, June 1987, pp.
464-472.
[Sheu87b] B. Sheu, D. Scharfetter, P. Ko, and M. Jeng, "BSIM:
[Shichman68] H. Shichman and D. Hodges,
"Modeling and simulation of insulated-gate field-effect transistor
switching circuits," JSSC, vol. SC-3, no. 3, Sept. 1968, pp.
285-289.
[Shockley52] W. Shockley, “A unipolar
'field-effect' transistor,” Proc. IRE, vol. 40, 1952, pp. 1365-1376.
[Shoji82] M.
Shoji, "Electrical design of BELLMAC-32a microprocessor," Proc.
IEEE Intl. Conf. Circuits and Computers, Sept. 1982, pp. 112-115.
[Shoji85] M. Shoji, “FET scaling in
domino CMOS gates,” JSSC, vol. SC-20, no. 5, Oct. 1985, pp. 1067-1071.
[Shoji86] M. Shoji, "Elimination
of process-dependent clock skew in CMOS VLSI," JSSC, vol. SC-21,
no. 5, Oct. 1986, pp. 875-880.
[SIA02] Semiconductor
Industry Association, International Technology Roadmap for Semiconductors, 2002
Update, public.itrs.net.
[SIA97] Semiconductor Industry
Association, International Technology Roadmap for Semiconductors, 1997.
[Silberman98] J. Silberman et al., "A
1.0-GHz single-issue 64-bit PowerPC integer microprocessor," JSSC,
vol. 33, no. 11, Nov. 1998, pp. 1600-1608.
[Simon92] T. Simon, “A fast static CMOS NOR gate,” Proc. Advanced Research in
VLSI and Parallel Systems, 1992, pp. 180-192.
[Sklansky60] J. Sklansky
"Conditional-sum addition logic," IRE Trans. Electronic Computers,
vol. EC-9, June 1960, pp. 226-231.
[Smith00] D. Smith and P. Franzon, Verilog
Styles for Synthesis of Digital Circuits,
[Soeleman01] H. Soeleman, K. Roy, and B.
Paul, "Robust subthreshold logic for ultra-low power operation," IEEE
Trans. VLSI, vol. 9, no. 1, Feb. 2001, pp. 90-99.
[Solomatnikov00] A. Solomatnikov, D.
Somasekhar, K. Roy, and C. Koh, "Skewed CMOS: noise-immune
high-performance low-power static circuit family," Proc. IEEE Intl.
Conf. Computer Design, 2000, pp. 241-246.
[Somasekhar00] D. Somasekhar,
[Somasekhar96] D. Somasekhar and K. Roy,
"Differential current switch logic: a low power DCVS logic family," JSSC,
vol. 31, no. 7, July 1996, pp. 981-991.
[Somasekhar98] D. Somasekhar and K. Roy,
"LVDCSL: a high fan-in, high-performance, low-voltage differential current
switch logic family," IEEE Trans. VLSI, vol. 6, no. 4, Dec. 1998,
pp. 573-577.
[Song01] S. Song et al., "On the
gate oxide scaling of high performance CMOS transistors," Proc. Intl.
Electron Devices Meeting, 2001, pp. 3.2.1-3.2.4.
[Song96] M. Song, G. Kang, S. Kim,
and B. Kang, "Design methodology for high speed and low power digital
circuits with energy economized pass-transistor logic (EEPL)," Proc.
22nd European Solid-State Circuits Conf., 1996, pp. 120-123.
[Sowiati01] T. Sowlati, V. Vathulya, and
D. Leenaerts, “High density capacitance structures in submicron CMOS for low
power RF applications,” Proc. Intl. Symp. Low Power Electronics and Design,
Aug. 2001, pp. 243-246.
[Sparsø01] J. Sparsø and S. Furber,
eds., Principles of Asynchronous Circuit Design: A Systems Perspective,
[Srinivas92] H. Srinivas and K. Parhi,
"A fast VLSI adder architecture," JSSC, vol. 27, no. 5, May
1992, pp. 761-767.
[Stinson03] J. Stinson and S. Rusu,
"A 1.5 GHz third generation Itanium processor," Proc. Design
Automation Conf., 2003, pp. 706-709.
[Stojanovic99] V. Stojanovic and V.
Oklobdžija, "Comparative analysis of master-slave latches and flip-flops
for high-performance and low-power systems," JSSC, vol. 34, no. 4,
April 1999, pp. 536-548.
[Stroud02] C. Stroud, A Designer's Guide to Built-in Self-Test,
[Sun87] J. Sun, Y. Taur, R. Dennard,
and
[Sutherland99] I. Sutherland, B. Sproull,
and D. Harris, Logical Effort: Designing Fast CMOS Circuits,
[Suzuki73] Y. Suzuki, K. Odagawa and T.
Abe, “Clocked CMOS calculator circuitry,” JSSC, vol. SC-8, no. 6, Dec.
1973, pp. 462-469.
[Suzuki93] M. Suzuki, N. Ohkubo, T.
Shinbo, T. Yamanaka, A. Shimizu, K. Sasaki, and Y. Nakagome, "A 1.5-ns
32-b CMOS ALU in double pass-transistor logic," JSSC, vol. 28, no.
11, Nov. 1993, pp. 1145-1151.
[Sweeney02] P. Sweeney, Error Control
Coding: From Theory to Practice,
[Sylvester98] D. Sylvester and K. Keutzer,
"Getting to the bottom of deep submicron," Proc. IEEE/ACM Intl.
Conf. Computer-Aided Design, 1998, pp. 203-211.
[Tam00] S. Tam, S. Rusu, U. Desai,
R. Kim, J. Zhang, and I. Young, "Clock generation and distribution for the
first IA-64 microprocessor," JSSC, vol. 35, no. 11, Nov. 2000, pp.
1545-1552.
[Tam04] S. Tam, R. Limaye, and U. Desai, “Clock generation
and distribution for the 130-nm Itanium 2 processor with 6-MB on-die L3 cache,”
JSSC, vol. 39, no. 4, Apr. 2004.
[Tharakan92] G. Tharakan and
[Thomas02] D. Thomas and P. Moorby, The Verilog Hardware Description Language, 5th
Ed. Boston: Kluwer Academic Publishers, 2002.
[Thorp99] T. Thorp, G. Yee, and C.
Sechen, "Design and synthesis of monotonic circuits," Proc. IEEE
Intl. Conf. Computer Design, 1999, pp. 569-572.
[Tiilikainen01] M. Tiilikainen, “A 14-bit
1.8-V 20-mW 1-mm2 CMOS DAC,” JSSC, vol. 36, no. 7, July 2001,
pp. 1144-1147.
[Timko80] M. Timko and P. Holloway,
“Circuit techniques for achieving high speed-high resolution A/D conversion,” JSSC,
vol. SC-15, no. 6, Dec. 1980, pp.1040-1051.
[Timmermann94] D. Timmermann, B. Rix, H.
Hahn and B. Hosticka, “A CMOS floating-point vector-arithmetic unit,” JSSC,
vol. 29, no. 5, Sept. 1994, pp. 634-639.
[Tobias95] P. Tobias and D. Trindade, Applied
Reliability, 2nd ed.,
[Troutman86] R. Troutman, Latchup in
CMOS Technology: The Problem and its Cure,
[Tschanz02] J. Tschanz et al.,
"Adaptive body bias for reducing impacts of die-to-die and within-die
parameter variations on microprocessor frequency and leakage," JSSC,
vol. 37, no. 11, Nov. 2002, pp. 1396-1402.
[Tsividis99] Y. Tsividis, Operation
and Modeling of the MOS Transistor, 2nd ed.,
[Tyagi93] A. Tyagi, "A
reduced-area scheme for carry-select adders," JSSC, vol. 42, no.
10, Oct. 1993, pp. 1163-1170.
[Uehara81] T. Uehara and W.
vanCleemput, “Optimal layout of CMOS functional arrays,” IEEE Trans.
Computers, vol. C-30, no. 5, May 1981, pp. 305-312.
[Unger86] S. Unger and C. Tan,
"Clocking schemes for high-speed digital systems," IEEE Trans.
Computers, vol. 35, no. 10, Oct. 1986, pp. 880-895.
[Usami94] K. Usami and M. Horowitz,
"Clustered voltage scaling technique for low-power design," Proc.
Intl. Symp. Low Power Electronics, 1994, pp. 3-8.
[Uyttenhove03] K. Uyttenhove and M. Steyaert,
“A 1.8-V 6-bit 1.3 GHz flash ADC in 0.25mm CMOS,” JSSC, vol. 38, no. 7, July
2003, pp. 1115-1122.
[Vadasz66] L. Vadasz and A. Grove,
“Temperature dependence of MOS transistor characteristics below saturation,” IEEE.
Trans. Electron Devices, vol. ED-13, no. 13, 1966, pp. 863-866.
[Vadasz69] L. Vadasz, A. Grove, T.
Rowe, and G. Moore, "Silicon-gate technology," IEEE Spectrum,
vol. 6, no. 10, Oct. 1969, pp. 28-35.
[van Berkel99] C. van Berkel and C. Molnar,
"Beware the three-way arbiter," JSSC, vol. 34, no. 6, June
1999, pp. 840-848.
[Vangal02] S. Vangal
et al., "5-GHz 32-bit integer execution core in 130-nm dual-VT
CMOS," JSSC, vol. 37, no. 11, Nov. 2002, pp. 1421-1432.
[vanZeijl02] P. van
Zeijl et al., “A Bluetooth radio in 0.18mm CMOS,” JSSC, vol. 37, no. 12, Dec.
2002, pp. 1679-1687.
[Veendrick80] H. Veendrick, “The behavior
of flip-flops used as synchronizers and prediction of their failure rate,” JSSC,
vol. SC-15, no. 2, April 1980, pp. 169-176.
[Veendrick84] H. Veendrick, “Short-circuit
dissipation of static CMOS circuitry and its impact on the design of buffer
circuits,” JSSC, vol. SC-19, no. 4, Aug. 1984, pp. 468-473.
[Vittal99] A. Vittal
et al., "Crosstalk in VLSI interconnections," IEEE Trans.
Computer-Aided Design, vol. 18, no. 12, Dec. 1999, pp. 1817-1824.
[Volder59] J. Volder, “The CORDIC
trigonometric computing technique,” IRE Trans. Electronic Computers,
vol. EC-8, no. 3, Sept. 1959, pp-330-334.
[Vollertsen99] R. Vollertsen,
"Burn-in," IEEE Integrated Reliability Workshop Final Report, 1999,
pp. 167-173.
[Wadell01] B. Wadell, Transmission
Line Design Handbook,
[Wakerly00] J. Wakerly, Digital
Design Principles and Practices, 3rd ed.,
[Wallace64] C. Wallace, “A suggestion
for a fast multiplier,” IEEE Trans. Electronic Computers, Feb. 1964, pp.
14-17.
[Wang00j] J. Wang and C. Huang,
“High-speed and low-power CMOS priority encoders,” JSSC, vol. 35, no.
10, Oct. 2000, pp. 1511-1514.
[Wang00l] L. Wang and N. Shanbhag,
"An energy-efficient noise-tolerant dynamic circuit technique," IEEE
Trans. Circuits and Systems II, vol. 47, no. 11, Nov. 2000, pp. 1300-1306.
[Wang01] J. Wang, C. Chang, and C.
Yeh, "Analysis and design of high-speed and low-power CMOS PLAs," JSSC,
vol. 36, no. 8, Aug. 2001, pp. 1250-1262.
[Wang86] L. Wang and
[Wang89] J. Wang, C. Wu, and M. Tsai,
"CMOS nonthreshold logic (NTL) and cascode nonthreshold logic (CNTL) for
high-speed applications," JSSC, vol. 24, no. 3, June 1989, pp.
779-786.
[Wang93] Z. Wang, G. Jullien, W.
Miller, and J. Wang, "New concepts for the design of carry-lookahead
adders," Proc. IEEE Intl. Symp. Circuits and Systems, 1993, vol. 3,
pp. 1837-1840.
[Wang94] J. Wang, S. Fang, and W.
Feng, "New efficient designs for XOR and XNOR functions on the transistor
level," JSSC, vol. 29, no. 7, July 1994, pp. 780-786.
[Wang97] Z. Wang, G. Jullien, W.
Miller, J. Wang, and S. Bizzan, "Fast adders using enhanced
multiple-output domino logic," JSSC, vol. 32, no. 2, Feb. 1997, pp.
206-214.
[Wanlass63] F. Wanlass and C. Sah,
"Nanowatt logic using field effect metal-oxide semiconductor
triodes," Proc. IEEE Intl. Solid-State Circuits Conf., 1963, pp.
32-33.
[Webb97] C. Webb et al., "A
400-MHz S/390 microprocessor," JSSC, vol. 32, no. 11, Nov. 1997,
pp. 1665-1675.
[Wei98] L. Wei, Z. Chen, M. Johnson,
K. Roy, and V. De, "Design and optimization of low voltage high
performance dual threshold CMOS circuits," Proc. Design Automation
Conf., 1998, pp. 489-494.
[Weinberger58] A. Weinberger and J. Smith,
"A logic for high-speed addition," System Design of Digital Computer
at the National Bureau of Standards: Methods for High-Speed Addition and
Multiplication, National Bureau of Standards, Circular 591, Section 1, Feb.
1958, pp. 3-12.
[Weinberger81] A. Weinberger, “4-2
carry-save adder module,” IBM Technical Disclosure Bulletin, vol. 23,
no. 8, Jan. 1981, pp. 3811-3814.
[Weiss02] D. Weiss, J. Wuu, and V.
Chin, "The on-chip 3-MB subarray-based third-level cache on an Itanium
microprocessor," JSSC, vol. 37, no. 11, Nov. 2002, pp. 1523-1529.
[Weste93] N. Weste and K. Eshraghian, Principles
of CMOS VLSI Design, 2nd ed.,
[Wicht01] B. Wicht, S. Paul, and D.
Schmitt-Landsiedel, "Analysis and compensation of the bitline multiplexer
in SRAM current sense amplifiers," JSSC, vol. 36, no. 11, Nov.
2001, pp. 1745-1755.
[Williams83] T. Williams and K. Parker,
"Design for Testability - A Survey," Proc. IEEE, vol. 71, no.
1, Jan. 1983, pp. 98-112.
[Williams86] T. Williams, "Design
for testability," Proc. NATO Advanced Study Inst. Computer Design Aids
for VLSI Circuits, (P. Antognetti et al. ed.), NATO AIS Series, 1986,
Martinus Nijhoff Publishers, pp. 359-416.
[Williams91] T. Williams and M. Horowitz,
"A zero-overhead self-timed 160-ns 54-b CMOS divider," JSSC,
vol. 26, no. 11, Nov. 1991, pp. 1651-1661.
[Wing82] O. Wing, “Automated gate
matrix layout,” Proc. IEEE Intl. Symp. Circuits and Systems, vol. 2,
1982, pp. 681-685.
[Wolf00] S. Wolf and R. Tauber, Silicon
Processsing for the VLSI Era, 2nd ed.,
[Wong02] H. Wong, “Beyond the
conventional transistor,” IBM Journal of Research and Development, vol.
46, no. 2/3, March/May 2002, pp. 133-168.
[Wood01] J. Wood, T. Edwards, and S.
Lipa, "Rotary traveling-wave oscillator arrays: a new clock
technology," JSSC, vol. 36, no. 11, Nov. 2001, pp. 1654-1665.
[Wu87] C. Wu, J. Wang and M. Tsai,
“The analysis and design of CMOS multidrain logic and stacked multidrain
logic,” JSSC, vol. SC-22, no. 1, Feb. 1987, pp. 47-56.
[Wu91] C. Wu and K. Cheng,
"Latched CMOS differential logic (LCDL) for complex high-speed VLSI,"
JSSC, vol. 26, no. 9, Sept. 1991, pp. 1324-1328.
[Wurtz93] L. Wurtz, "An efficient
scaling procedure for domino CMOS logic," JSSC, vol. 28, no. 9, Sept.
1993, pp. 979-982.
[Yamada95] H. Yamada, T. Hotta, T.
Nishiyama, F. Murabayashi, T. Yamauchi, and H. Sawamoto, "A 13.3 ns
double-precision floating-point ALU and multiplier," Proc. Intl. Conf.
Computer Design, 1995, pp. 466-470.
[Yang98] S. Yang et al., "A high
performance 180 nm generation logic technology," Tech. Digest Intl.
Electron Device Meeting, Dec. 1998, pp. 197-200.
[Yano90] K. Yano, T. Yamanaka, T.
Nishida, M. Saito, K. Shimohigashi, and A. Shimizu, "A 3.8-ns 16 x 16-b
multiplier using complementary pass-transistor logic," JSSC, vol.
25, no. 2, April 1990, pp. 388-395.
[Yano96] K. Yano, Y. Sasaki, K.
Rikino, and K. Seki, "Top-down pass-transistor logic design," JSSC,
vol. 31, no. 6, June 1996, pp. 792-803.
[Ye00] Y. Ye, J. Tschanz, S.
Narendra,
[Ye98] Y. Ye,
[Yee00] G. Yee and C. Sechen,
"Clock-delayed dominio for dynamic circuit design," IEEE Trans.
VLSI, vol. 8, no. 4, Aug. 2000, pp. 425-430.
[Yoon02] J. Yoon et al.,
“CMOS-compatible surface-micromachined suspended-spiral inductors for multi-GHz
silicon RF Ics" IEEE Electron Device Letters, vol. 23, no. 10, Oct.
2002, pp. 591-593.
[Yoshimoto83] M. Yoshimoto et al., "A
divided word-line structure in the static RAM and its application to a 64K full
CMOS RAM," JSSC, vol. SC-18, no. 5, Oct. 1983, pp. 479-485.
[Young00] K. Young et al., "A
0.13 mm CMOS
technology with 193 nm lithography and Cu/Low-k for high performance
applications," Proc. Intl. Electron Devices Meeting, 2000, pp.
563-566.
[Yuan82] C. Yuan and T. Trick, “A
simple formula for the estimation of the capacitance of two-dimensional
interconnects in VLSI circuits,” IEEE Electron Device Letters, vol.
EDL-3, Dec. 1982, pp. 391-393.
[Yuan89] J. Yuan and C. Svensson,
“High-speed CMOS circuit technique,” JSSC, vol. 24, no. 1, Feb. 1989,
pp. 62-70.
[Zhou03] Y. Zhou and J. Yuan, “A
10-bit wide-band CMOS direct digital RF amplitude modulator,” JSSC, vol.
38, no. 7, July 2003, pp. 1182-1188.
[Zhou99] X. Zhou, K. Lim, and D. Lim,
"A simple and unambiguous definition of threshold voltage and its
implications in deep-submicron MOS device modeling," IEEE Trans.
Electron Devices, vol. 46, no. 4, April 1999, pp. 807-809.
[Zhuang92] N. Zhuang and H. Wu, "A
new design of the CMOS full adder," JSSC, vol. 27, no. 5, May 1992,
pp. 840-844.
[Ziegler02] J. Ziegler, Ion-Implantation
– Science and Technology, 2002 Edition, IIT Press, 2002.
[Ziegler96] J. Ziegler,
"Terrestrial cosmic rays," IBM J. Research and Development,
vol. 40, no. 1, Jan. 1996, pp. 19-39.
[Zimmermann96] R. Zimmermann,
"Non-heuristic optimization and synthesis of parallel-prefix adders,"
Proc. Intl. Workshop on Logic and Architecture Synthesis, Dec. 1996, pp.
123-132.
[Zimmermann97a] R. Zimmermann and
[Zimmermann97b] R. Zimmermann, Binary
Adder Architectures for Cell-Based VLSI and their Synthesis, ETH
Dissertation 12480, Swiss Federal Institute of Technology, 1997.
[Zuras86] D. Zuras and